5秒后页面跳转
FMI07N50E PDF预览

FMI07N50E

更新时间: 2024-02-24 00:36:10
品牌 Logo 应用领域
富士电机 - FUJI 晶体晶体管功率场效应晶体管开关脉冲
页数 文件大小 规格书
5页 468K
描述
N-CHANNEL SILICON POWER MOSFET

FMI07N50E 技术参数

生命周期:Active包装说明:IN-LINE, R-PSIP-T3
针数:3Reach Compliance Code:unknown
HTS代码:8541.29.00.95风险等级:5.75
Is Samacsys:N其他特性:LOW NOISE
雪崩能效等级(Eas):266 mJ配置:SINGLE WITH BUILT-IN DIODE
最小漏源击穿电压:500 V最大漏极电流 (Abs) (ID):6.5 A
最大漏极电流 (ID):6.5 A最大漏源导通电阻:0.85 Ω
FET 技术:METAL-OXIDE SEMICONDUCTORJESD-30 代码:R-PSIP-T3
元件数量:1端子数量:3
工作模式:ENHANCEMENT MODE最高工作温度:150 °C
封装主体材料:PLASTIC/EPOXY封装形状:RECTANGULAR
封装形式:IN-LINE极性/信道类型:N-CHANNEL
最大功率耗散 (Abs):90 W最大脉冲漏极电流 (IDM):26 A
认证状态:Not Qualified表面贴装:NO
端子形式:THROUGH-HOLE端子位置:SINGLE
晶体管应用:SWITCHING晶体管元件材料:SILICON
Base Number Matches:1

FMI07N50E 数据手册

 浏览型号FMI07N50E的Datasheet PDF文件第2页浏览型号FMI07N50E的Datasheet PDF文件第3页浏览型号FMI07N50E的Datasheet PDF文件第4页浏览型号FMI07N50E的Datasheet PDF文件第5页 
FMI07N50E  
FUJI POWER MOSFET  
3
N-CHANNEL SILICON POWER MOSFET  
Super FAP-E series  
Features  
Outline Drawings [mm]  
Equivalent circuit schematic  
Maintains both low power loss and low noise  
Lower RDS(on) characteristic  
T-Pack(L)  
More controllable switching dv/dt by gate resistance  
Smaller VGS ringing waveform during switching  
Narrow band of the gate threshold voltage (3.0±0.5V)  
High avalanche durability  
Drain(D)  
Gate(G)  
Applications  
Source(S)  
Switching regulators  
UPS (Uninterruptible Power Supply)  
DC-DC converters  
Maximum Ratings and Characteristics  
Absolute Maximum Ratings at Tc=25°C (unless otherwise specified)  
Description  
Symbol  
Characteristics  
Unit  
V
Remarks  
VDS  
500  
500  
Drain-Source Voltage  
VDSX  
V
VGS = -30V  
Continuous Drain Current  
I
I
D
±6.5  
±26  
A
Pulsed Drain Current  
DP  
A
Gate-Source Voltage  
VGS  
±30  
V
Repetitive and Non-Repetitive Maximum Avalanche Current  
Non-Repetitive Maximum Avalanche Energy  
Repetitive Maximum Avalanche Energy  
Peak Diode Recovery dV/dt  
I
AR  
6.5  
A
Note*1  
Note*2  
Note*3  
Note*4  
E
E
AS  
AR  
266  
mJ  
mJ  
kV/µs  
A/µs  
9.0  
dV/dt  
-di/dt  
5.4  
Peak Diode Recovery -di/dt  
100  
Note*5  
1.67  
90  
Ta=25°C  
Tc=25°C  
Maximum Power Dissipation  
P
D
W
T
ch  
150  
°C  
°C  
Operating and Storage Temperature range  
Tstg  
-55 to +150  
Electrical Characteristics at Tc=25°C (unless otherwise specified)  
Description  
Symbol  
Conditions  
min.  
typ.  
-
max.  
-
Unit  
Drain-Source Breakdown Voltage  
Gate Threshold Voltage  
BVDSS  
I
I
D
=250µA, VGS=0V  
=250µA, VDS=VGS  
DS=500V, VGS=0V  
DS=400V, VGS=0V  
GS=±30V, VDS=0V  
500  
V
V
VGS (th)  
D
2.5  
3.0  
-
3.5  
25  
V
V
V
T
ch=25°C  
-
Zero Gate Voltage Drain Current  
I
DSS  
µA  
Tch=125°C  
-
-
250  
100  
0.85  
-
Gate-Source Leakage Current  
Drain-Source On-State Resistance  
Forward Transconductance  
Input Capacitance  
I
GSS  
-
10  
0.73  
7
nA  
R
DS (on)  
I
I
D
=3.3A, VGS=10V  
=3.3A, VDS=25V  
-
g
fs  
D
3.5  
S
Ciss  
Coss  
Crss  
td(on)  
tr  
-
1050  
95  
7
1575  
142.5  
10.5  
16.5  
10.5  
113  
21  
V
V
DS=25V  
GS=0V  
Output Capacitance  
-
pF  
ns  
f=1MHz  
Reverse Transfer Capacitance  
-
-
11  
7
V
V
cc=300V  
GS=10V  
Turn-On Time  
Turn-Off Time  
-
I
R
D
=3.3A  
=10Ω  
td(off)  
tf  
-
75  
14  
32  
8
G
-
Total Gate Charge  
Q
Q
Q
G
-
48  
Vcc=250V  
Gate-Source Charge  
Gate-Drain Charge  
GS  
GD  
I
D
=6.5A  
-
12  
nC  
VGS=10V  
-
9
13.5  
-
Avalanche Capability  
Diode Forward On-Voltage  
Reverse Recovery Time  
Reverse Recovery Charge  
I
AV  
L=4.61mH, Tch=25°C  
6.5  
-
A
V
VSD  
I
F
=6.5A, VGS=0V, Tch=25°C  
-
-
-
0.86  
0.34  
3.0  
1.30  
-
trr  
µs  
µC  
I
F
=6.5A, VGS=0V  
-di/dt=100A/µs, Tch=25°C  
Qrr  
-
Thermal Characteristics  
Description  
Symbol  
Test Conditions  
Channel to Case  
Channel to Ambient  
min.  
typ.  
max.  
1.390  
75.0  
Unit  
°C/W  
°C/W  
Rth (ch-c)  
Rth (ch-a)  
Thermal resistance  
Note *1 : Tch≤150°C  
Note *2 : Stating Tch=25°C, IAS=2.6A, L=72.1mH, Vcc=50V, RG=50Ω  
Note *3 : Repetitive rating : Pulse width limited by maximum channel temperature.  
See to the 'Transient Themal impeadance' graph.  
E
AS limited by maximum channel temperature and avalanche current.  
Note *4 : I  
Note *5 : I  
F
≤-I  
≤-I  
D
, -di/dt=100A/µs, Vcc≤BVDSS, Tch≤150°C.  
, dv/dt=5.4kV/µs, Vcc≤BVDSS, Tch≤150°C.  
See to 'Avalanche Energy' graph.  
F
D
1

与FMI07N50E相关器件

型号 品牌 获取价格 描述 数据表
FMI07N90E FUJI

获取价格

T-Pack(L)
FMI08N80E FUJI

获取价格

T-Pack(L)
FMI10N60E FUJI

获取价格

N-CHANNEL SILICON POWER MOSFET
FMI11N60E FUJI

获取价格

N-CHANNEL SILICON POWER MOSFET
FMI12N50E FUJI

获取价格

N-CHANNEL SILICON POWER MOSFET
FMI12N50ES FUJI

获取价格

N-CHANNEL SILICON POWER MOSFET
FMI12N60ES FUJI

获取价格

N-CHANNEL SILICON POWER MOSFET
FMI13N60E FUJI

获取价格

N-CHANNEL SILICON POWER MOSFET
FMI13N60ES FUJI

获取价格

N-CHANNEL SILICON POWER MOSFET
FMI16N50E FUJI

获取价格

N-CHANNEL SILICON POWER MOSFET