5秒后页面跳转
CD4011BCMX PDF预览

CD4011BCMX

更新时间: 2024-01-06 16:52:53
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 逻辑集成电路光电二极管
页数 文件大小 规格书
9页 120K
描述
Quad 2-Input NOR Buffered B Series Gate . Quad 2-Input NAND Buffered B Series Gate

CD4011BCMX 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:TSSOP
包装说明:TSSOP-14针数:14
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:1.5Is Samacsys:N
系列:4000/14000/40000JESD-30 代码:R-PDSO-G14
JESD-609代码:e4长度:5 mm
负载电容(CL):50 pF逻辑集成电路类型:NAND GATE
最大I(ol):0.0068 A湿度敏感等级:1
功能数量:4输入次数:2
端子数量:14最高工作温度:125 °C
最低工作温度:-55 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP14,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法:TR峰值回流温度(摄氏度):260
电源:5/15 V最大电源电流(ICC):0.03 mA
Prop。Delay @ Nom-Sup:120 ns传播延迟(tpd):120 ns
认证状态:Not Qualified施密特触发器:NO
座面最大高度:1.2 mm子类别:Gates
最大供电电压 (Vsup):18 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:4.4 mm
Base Number Matches:1

CD4011BCMX 数据手册

 浏览型号CD4011BCMX的Datasheet PDF文件第2页浏览型号CD4011BCMX的Datasheet PDF文件第3页浏览型号CD4011BCMX的Datasheet PDF文件第4页浏览型号CD4011BCMX的Datasheet PDF文件第5页浏览型号CD4011BCMX的Datasheet PDF文件第6页浏览型号CD4011BCMX的Datasheet PDF文件第7页 
October 1987  
Revised March 2002  
CD4001BC/CD4011BC  
Quad 2-Input NOR Buffered B Series Gate •  
Quad 2-Input NAND Buffered B Series Gate  
General Description  
Features  
Low power TTL:  
The CD4001BC and CD4011BC quad gates are monolithic  
complementary MOS (CMOS) integrated circuits con-  
structed with N- and P-channel enhancement mode tran-  
sistors. They have equal source and sink current  
capabilities and conform to standard B series output drive.  
The devices also have buffered outputs which improve  
transfer characteristics by providing very high gain.  
Fan out of 2 driving 74L compatibility: or 1 driving 74LS  
5V–10V–15V parametric ratings  
Symmetrical output characteristics  
Maximum input leakage 1 µA at 15V over full  
temperature range  
All inputs are protected against static discharge with diodes  
to VDD and VSS  
.
Ordering Code:  
Order Number  
CD4001BCM  
CD4001BCSJ  
CD4001BCN  
CD4011BCM  
CD4011BCN  
Package Number  
Package Description  
M14A  
M14D  
N14A  
M14A  
N14A  
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow  
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide  
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow  
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter Xto the ordering code.  
Connection Diagrams  
Pin Assignments for DIP, SOIC and SOP  
CD4001BC  
Pin Assignments for DIP and SOIC  
CD4011BC  
Top View  
Top View  
© 2002 Fairchild Semiconductor Corporation  
DS005939  
www.fairchildsemi.com  

与CD4011BCMX相关器件

型号 品牌 描述 获取价格 数据表
CD4011BCMX_NL FAIRCHILD 暂无描述

获取价格

CD4011BCN FAIRCHILD Quad 2-Input NOR Buffered B Series Gate . Quad 2-Input NAND Buffered B Series Gate

获取价格

CD4011BCN NSC Quad 2-Input NOR,NAND Buffered B Series Gate

获取价格

CD4011BCN/A+ ETC Quad 2-input NAND Gate

获取价格

CD4011BCN/B+ TI 暂无描述

获取价格

CD4011BCN_NL FAIRCHILD 暂无描述

获取价格