ESDLC8009MP
ESD Protection Diode
Low Capacitance Array for High Speed Date Lines
I/O
Pin 4
I/O
Pin 1
I/O
Pin 5
I/O
Pin 7
I/O
Pin 2
I/O
Pin 8
I/O
Pin 10
I/O
Pin 11
14
Features
• Integrated 4 Pairs (8 Lines) high speed date
• Single connect , flow through routing
• Low capacitance
1
DFN5515-14 Plastic Package
Pin 3, 6, 9, 12, 13, 14
Absolute Maximum Ratings (Ta = 25℃)
Parameter
Symbol
PPK
Value
Unit
W
Peak Pulse Power (tp = 8/20 µs)
80
ESD per IEC 61000-4-2 (Air)
ESD per IEC 61000-4-2 (Contact)
VESD
KV
± 20
Operation Temperature Range
Storage Temperature Range
Topr
Tstg
- 55 to + 125
- 55 to + 150
℃
℃
Characteristics at Ta = 25℃
Parameter
Symbol
VRWM
Min.
Typ.
-
Max.
3.3
Unit
Reverse Stand-Off Voltage
at I/O Pin to GND
-
V
V
Reverse Breakdown Voltage
at It = 1 mA , I/O Pin to GND
V(BR)R
IR
5.5
-
-
-
8.5
0.5
Reverse Current
μA
at VRWM = 3.3 V, I/O Pin to GND
Clamping Voltage (TLP)
at IPP = 8 A,
I/O to GND tp = 100 ns, tr = 0.2 ns, tMEAS =70-90 ns
VC
VC
-
-
6
-
-
V
V
Clamping Voltage (TLP)
at IPP = 16 A,
I/O to GND tp = 100 ns, tr = 0.2 ns, tMEAS = 70-90 ns
7.3
Junction Capacitance
at VR = 0 V, f = 1 MHz between I/O Pins and GND
Cj
-
-
0.5
0.75
-
pF
Dynamic Resistance I/O to GND
Rdyn
0.16
Ω
1 / 3
®
Dated:21/02/2023 Rev:02