5秒后页面跳转
EPM7256BTI144-5 PDF预览

EPM7256BTI144-5

更新时间: 2024-09-24 21:09:47
品牌 Logo 应用领域
阿尔特拉 - ALTERA 时钟LTE输入元件可编程逻辑
页数 文件大小 规格书
147页 3309K
描述
EE PLD, 5ns, 256-Cell, CMOS, PQFP144, TQFP-144

EPM7256BTI144-5 技术参数

是否Rohs认证:不符合生命周期:Obsolete
零件包装代码:QFP包装说明:LFQFP, QFP144,.63SQ,20
针数:144Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.63
Is Samacsys:N其他特性:YES
最大时钟频率:188.7 MHz系统内可编程:YES
JESD-30 代码:S-PQFP-G144JESD-609代码:e0
JTAG BST:YES长度:20 mm
湿度敏感等级:3专用输入次数:
I/O 线路数量:120宏单元数:256
端子数量:144组织:0 DEDICATED INPUTS, 120 I/O
输出函数:MACROCELL封装主体材料:PLASTIC/EPOXY
封装代码:LFQFP封装等效代码:QFP144,.63SQ,20
封装形状:SQUARE封装形式:FLATPACK, LOW PROFILE, FINE PITCH
峰值回流温度(摄氏度):220电源:1.8/3.3,2.5 V
可编程逻辑类型:EE PLD传播延迟:5 ns
认证状态:Not Qualified座面最大高度:1.6 mm
子类别:Programmable Logic Devices最大供电电压:2.625 V
最小供电电压:2.375 V标称供电电压:2.5 V
表面贴装:YES技术:CMOS
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:20 mm
Base Number Matches:1

EPM7256BTI144-5 数据手册

 浏览型号EPM7256BTI144-5的Datasheet PDF文件第2页浏览型号EPM7256BTI144-5的Datasheet PDF文件第3页浏览型号EPM7256BTI144-5的Datasheet PDF文件第4页浏览型号EPM7256BTI144-5的Datasheet PDF文件第5页浏览型号EPM7256BTI144-5的Datasheet PDF文件第6页浏览型号EPM7256BTI144-5的Datasheet PDF文件第7页 
MAX 7000B  
Programmable Logic  
Device Family  
®
October 2000, ver. 2.1  
Data Sheet  
High-performance 2.5-V CMOS EEPROM-based programmable  
logic devices (PLDs) built on second-generation Multiple Array  
MatriX (MAX®) architecture (see Table 1)  
Features...  
Pin-compatible with the popular 5.0-V MAX 7000S and 3.3-V  
MAX 7000A device families  
High-density PLDs ranging from 600 to 10,000 usable gates  
3.5-ns pin-to-pin logic delays with counter frequencies in excess  
of 285.7 MHz  
Preliminary  
Information  
Advanced 2.5-V in-system programmability (ISP)  
Programs through the built-in IEEE Std. 1149.1 Joint Test Action  
Group (JTAG) interface with advanced pin-locking capability  
Enhanced ISP algorithm for faster programming  
ISP_Done bit to ensure complete programming  
Pull-up resistor on I/O pins during in-system programming  
ISP circuitry compliant with IEEE Std. 1532  
For information on in-system programmable 5.0-V MAX 7000S or 3.3-V  
MAX 7000A devices, see the MAX 7000 Programmable Logic Device Family  
Data Sheet or the MAX 7000A Programmable Logic Device Family Data Sheet.  
f
Table 1. MAX 7000B Device Features  
Note (1)  
Feature  
EPM7032B  
EPM7064B  
EPM7128B  
EPM7256B  
EPM7512B  
Usable gates  
Macrocells  
600  
32  
2
1,250  
64  
2,500  
128  
8
5,000  
256  
16  
10,000  
512  
Logic array blocks  
4
32  
Maximum user I/O  
pins  
36  
68  
100  
164  
212  
t
t
t
t
f
(ns)  
(ns)  
3.5  
2.3  
3.5  
2.3  
4.0  
2.8  
5.0  
3.5  
6.0  
3.9  
PD  
SU  
(ns)  
1.0  
1.0  
1.0  
1.0  
1.0  
FSU  
CO1  
CNT  
(ns)  
2.3  
2.3  
2.8  
3.5  
3.7  
(MHz)  
285.7  
285.7  
238.1  
188.7  
163.9  
Note:  
(1) Contact Altera for up-to-date information on timing information.  
Altera Corporation  
1
A-DS-MAX7000B-02.1  

与EPM7256BTI144-5相关器件

型号 品牌 获取价格 描述 数据表
EPM7256BTI144-5N INTEL

获取价格

EE PLD, 5ns, 256-Cell, CMOS, PQFP144
EPM7256BTI144-7 INTEL

获取价格

EE PLD, 7.5ns, 256-Cell, CMOS, PQFP144, TQFP-144
EPM7256BTI144-7N INTEL

获取价格

EE PLD, 7.5ns, 256-Cell, CMOS, PQFP144
EPM7256BUC169-10 INTEL

获取价格

EE PLD, 5ns, 256-Cell, CMOS, PBGA169, 0.8 MM, UBGA-169
EPM7256BUC169-10N INTEL

获取价格

EE PLD, 5ns, 256-Cell, CMOS, PBGA169, 0.8 MM, LEAD FREE, UBGA-169
EPM7256BUC169-5N INTEL

获取价格

EE PLD, 5ns, 256-Cell, CMOS, PBGA169, 0.8 MM, UBGA-169
EPM7256BUI169-10N INTEL

获取价格

EE PLD, 10ns, 256-Cell, CMOS, PBGA169
EPM7256E ALTERA

获取价格

Programmable Logic Device Family
EPM7256EG5962192-20 ALTERA

获取价格

EE PLD, 20ns, CMOS, CPGA192, CERAMIC, PGA-192
EPM7256EGC192-10 INTEL

获取价格

EE PLD, 10ns, 256-Cell, CMOS, CPGA192, CERAMIC, PGA-192