5秒后页面跳转
EPM7160SLI84-10N PDF预览

EPM7160SLI84-10N

更新时间: 2024-01-23 03:22:29
品牌 Logo 应用领域
英特尔 - INTEL 时钟输入元件可编程逻辑
页数 文件大小 规格书
66页 1486K
描述
EE PLD, 10ns, 160-Cell, CMOS, PQCC84, PLASTIC, LCC-84

EPM7160SLI84-10N 技术参数

是否Rohs认证: 符合生命周期:Obsolete
包装说明:QCCJ, LDCC84,1.2SQReach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.18
其他特性:CONFIGURABLE I/O OPERATION WITH 3.3V OR 5V最大时钟频率:125 MHz
系统内可编程:YESJESD-30 代码:S-PQCC-J84
JESD-609代码:e3JTAG BST:YES
长度:29.3116 mm专用输入次数:
I/O 线路数量:64宏单元数:160
端子数量:84最高工作温度:85 °C
最低工作温度:-40 °C组织:0 DEDICATED INPUTS, 64 I/O
输出函数:MACROCELL封装主体材料:PLASTIC/EPOXY
封装代码:QCCJ封装等效代码:LDCC84,1.2SQ
封装形状:SQUARE封装形式:CHIP CARRIER
峰值回流温度(摄氏度):245电源:3.3/5,5 V
可编程逻辑类型:EE PLD传播延迟:10 ns
认证状态:Not Qualified座面最大高度:5.08 mm
子类别:Programmable Logic Devices最大供电电压:5.5 V
最小供电电压:4.5 V标称供电电压:5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn)
端子形式:J BEND端子节距:1.27 mm
端子位置:QUAD处于峰值回流温度下的最长时间:40
宽度:29.3116 mmBase Number Matches:1

EPM7160SLI84-10N 数据手册

 浏览型号EPM7160SLI84-10N的Datasheet PDF文件第2页浏览型号EPM7160SLI84-10N的Datasheet PDF文件第3页浏览型号EPM7160SLI84-10N的Datasheet PDF文件第4页浏览型号EPM7160SLI84-10N的Datasheet PDF文件第5页浏览型号EPM7160SLI84-10N的Datasheet PDF文件第6页浏览型号EPM7160SLI84-10N的Datasheet PDF文件第7页 
MAX 7000  
Programmable Logic  
Device Family  
®
September 2005, ver. 6.7  
Data Sheet  
High-performance, EEPROM-based programmable logic devices  
(PLDs) based on second-generation MAX® architecture  
5.0-V in-system programmability (ISP) through the built-in  
IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface available in  
MAX 7000S devices  
Features...  
ISP circuitry compatible with IEEE Std. 1532  
Includes 5.0-V MAX 7000 devices and 5.0-V ISP-based MAX 7000S  
devices  
Built-in JTAG boundary-scan test (BST) circuitry in MAX 7000S  
devices with 128 or more macrocells  
Complete EPLD family with logic densities ranging from 600 to  
5,000 usable gates (see Tables 1 and 2)  
5-ns pin-to-pin logic delays with up to 175.4-MHz counter  
frequencies (including interconnect)  
PCI-compliant devices available  
For information on in-system programmable 3.3-V MAX 7000A or 2.5-V  
MAX 7000B devices, see the MAX 7000A Programmable Logic Device Family  
Data Sheet or the MAX 7000B Programmable Logic Device Family Data  
Sheet.  
f
Table 1. MAX 7000 Device Features  
Feature  
EPM7032  
EPM7064  
EPM7096 EPM7128E EPM7160E EPM7192E EPM7256E  
Usable  
600  
1,250  
1,800  
2,500  
3,200  
3,750  
5,000  
gates  
Macrocells  
32  
2
64  
4
96  
6
128  
8
160  
10  
192  
12  
256  
16  
Logic array  
blocks  
Maximum  
36  
68  
76  
100  
104  
124  
164  
user I/O pins  
t
PD (ns)  
tSU (ns)  
FSU (ns)  
tCO1 (ns)  
CNT (MHz)  
6
5
6
5
7.5  
6
7.5  
6
10  
12  
7
12  
7
7
3
t
2.5  
4
2.5  
4
3
3
3
3
4.5  
125.0  
4.5  
125.0  
5
6
6
f
151.5  
151.5  
100.0  
90.9  
90.9  
Altera Corporation  
1
DS-MAX7000-6.7  

与EPM7160SLI84-10N相关器件

型号 品牌 获取价格 描述 数据表
EPM7160SQC100-10C ALTERA

获取价格

EE PLD, 10ns, CMOS, PQFP100, PLASTIC, QFP-100
EPM7160SQC100-15 INTEL

获取价格

EE PLD, 15ns, 160-Cell, CMOS, PQFP100, PLASTIC, QFP-100
EPM7160SQC100-7C ALTERA

获取价格

EE PLD, 7.5ns, CMOS, PQFP100, PLASTIC, QFP-100
EPM7160SQC160-10 ALTERA

获取价格

EE PLD, 10ns, 160-Cell, CMOS, PQFP160, PLASTIC, QFP-160
EPM7160SQC160-10N ALTERA

获取价格

EE PLD, 10ns, 160-Cell, CMOS, PQFP160, PLASTIC, QFP-160
EPM7160SQC160-15 ALTERA

获取价格

High-performance, EEPROM-based programmable logic devices PLDs) based on second-generation
EPM7160SQC160-15C ALTERA

获取价格

EE PLD, 15ns, CMOS, PQFP160, PLASTIC, QFP-160
EPM7160SQC160-7C ALTERA

获取价格

EE PLD, 7.5ns, CMOS, PQFP160, PLASTIC, QFP-160
EPM7160SQI100-10 ALTERA

获取价格

Programmable Logic Device Family
EPM7160SQI160-10C ALTERA

获取价格

EE PLD, 10ns, CMOS, PQFP160, PLASTIC, QFP-160