Datasheet > EPF10K10ATC100-1N

EPF10K10ATC100-1N

更新时间： 2023-08-15 00:00:00

品牌	Logo	应用领域
英特尔 - INTEL		/
页数	文件大小	规格书
143页	1990K
描述
Loadable PLD, 0.5ns, CMOS, PQFP100, TQFP-100

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

EPF10K10ATC100-1N 数据手册

浏览型号EPF10K10ATC100-1N的Datasheet PDF文件第2页

浏览型号EPF10K10ATC100-1N的Datasheet PDF文件第3页

浏览型号EPF10K10ATC100-1N的Datasheet PDF文件第4页

浏览型号EPF10K10ATC100-1N的Datasheet PDF文件第5页

浏览型号EPF10K10ATC100-1N的Datasheet PDF文件第6页

浏览型号EPF10K10ATC100-1N的Datasheet PDF文件第7页

Includes

FLEX 10KA

FLEX 10K

Embedded Programmable

Logic Device Family

March 2001, ver. 4.1

Data Sheet

ꢀ

The industry’s first embedded programmable logic device (PLD)

family, providing System-on-a-Programmable-Chip (SOPC)

integration

Features...

–

Embedded array for implementing megafunctions, such as

efficient memory and specialized logic functions

Logic array for general logic functions

–

ꢀ

High density

–

10,000 to 250,000 typical gates (see Tables 1 and 2)

Up to 40,960 RAM bits; 2,048 bits per embedded array block

(EAB), all of which can be used without reducing logic capacity

System-level features

–

MultiVolt^TMI/ O interface support

5.0-V tolerant input pins in FLEX^®10KA devices

Low power consumption (typical specification less than 0.5 mA

in standby mode for most devices)

–

FLEX 10K and FLEX 10KA devices support peripheral

component interconnect Special Interest Group (PCI SIG) PCI

Local Bus Specification, Revision 2.2

–

FLEX 10KA devices include pull-up clamping diode, selectable

on a pin-by-pin basis for 3.3-V PCI compliance

Select FLEX 10KA devices support 5.0-V PCI buses with eight or

fewer loads

Built-in Joint Test Action Group (JTAG) boundary-scan test

(BST) circuitry compliant with IEEE Std. 1149.1-1990, available

without consuming any device logic

Table 1. FLEX 10K Device Features

Feature

EPF10K10

EPF10K20

EPF10K30

EPF10K40

EPF10K50

EPF10K10A

EPF10K30A

EPF10K50V

Typical gates (logic and RAM) (1)

Maximum system gates

Logic elements (LEs)

10,000

31,000

576

20,000

63,000

1,152

144

30,000

69,000

1,728

216

40,000

93,000

2,304

288

50,000

116,000

2,880

360

Logic array blocks (LABs)

Embedded array blocks (EABs)

Total RAM bits

6,144

150

12,288

189

12,288

246

16,384

189

20,480

310

Maximum user I/O pins

Altera Corporation

A-DS-F10K-04.1

12 3 4 5 6 7...143

下载PDF

与EPF10K10ATC100-1N相关器件

型号	品牌	描述	获取价格	数据表
EPF10K10ATC100-3	INTEL	Loadable PLD, 0.8ns, CMOS, PQFP100, TQFP-100	获取价格
EPF10K10ATC100-3	ALTERA	Loadable PLD, 0.8ns, CMOS, PQFP100, TQFP-100	获取价格
EPF10K10ATC144-1	INTEL	Loadable PLD, 0.5ns, CMOS, PQFP144, TQFP-144	获取价格
EPF10K10ATC144-2	ALTERA	Loadable PLD, 0.6ns, CMOS, PQFP144, TQFP-144	获取价格
EPF10K10ATC144-2N	ALTERA	Loadable PLD, 0.6ns, CMOS, PQFP144, TQFP-144	获取价格
EPF10K10ATC144-3	ALTERA	Embedded Programmable Logic Device Family	获取价格