5秒后页面跳转
EP6700-2 PDF预览

EP6700-2

更新时间: 2024-11-14 06:53:11
品牌 Logo 应用领域
PCA 延迟线逻辑集成电路
页数 文件大小 规格书
1页 19K
描述
14 Pin Single-in-Line Package Passive Delay Lines

EP6700-2 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Active零件包装代码:SIP
包装说明:SIP,针数:14
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.72其他特性:MAX RISE TIME CAPTURED
输入频率最大值(fmax):10 MHzJESD-30 代码:R-XSIP-T14
JESD-609代码:e0逻辑集成电路类型:PASSIVE DELAY LINE
湿度敏感等级:3功能数量:1
抽头/阶步数:10端子数量:14
最高工作温度:70 °C最低工作温度:
输出阻抗标称值(Z0):50 Ω输出极性:TRUE
封装主体材料:UNSPECIFIED封装代码:SIP
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED可编程延迟线:NO
认证状态:Not Qualified座面最大高度:9.525 mm
表面贴装:NO技术:HYBRID
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:SINGLE处于峰值回流温度下的最长时间:NOT SPECIFIED
总延迟标称(td):20 nsBase Number Matches:1

EP6700-2 数据手册

  
14 Pin Single-in-Line Package Passive Delay Lines  
Zo  
OHMS  
±10%  
DELAY  
nS ±5%  
or  
TAP  
DELAYS TIME  
±5% or  
±2 nS†  
RISE  
DCR  
OHMS  
Max.  
PCA  
PART  
NUMBER  
Zo  
OHMS  
±10%  
DELAY  
nS ±5%  
or  
TAP  
DELAYS TIME  
±5% or  
±2 nS† Max.  
RISE  
DCR  
OHMS  
Max.  
PCA  
PART  
NUMBER  
nS  
Max.  
nS  
±2 nS†  
±2 nS†  
50  
50  
50  
50  
50  
50  
50  
50  
50  
50  
10  
20  
30  
40  
50  
60  
70  
80  
90  
100  
1 ±0.5  
2 ±0.5  
3 ±0.5  
4 ±0.5  
5 ±1.0  
6 ±1.0  
7 ±1.0  
8 ±1.0  
9 ±1.0  
10  
2
4
6
1
1
1
1
1
2
2
2
2
2
EP6700-1  
EP6700-2  
EP6700-3  
EP6700-4  
EP6700-5  
EP6700-6  
EP6700-7  
EP6700-8  
EP6700-9  
EP6700-10  
100  
100  
100  
100  
100  
100  
100  
100  
100  
100  
20  
40  
60  
2 ±0.5  
4 ±0.5  
6 ±1.0  
8 ±1.0  
10  
12  
14  
16  
18  
4
8
4
4
4
4
4
6
6
6
6
6
EP6700-11  
EP6700-12  
EP6700-13  
EP6700-14  
EP6700-15  
EP6700-16  
EP6700-17  
EP6700-18  
EP6700-19  
EP6700-20  
12  
16  
20  
24  
28  
32  
36  
40  
8
80  
10  
12  
14  
16  
18  
20  
100  
120  
140  
160  
180  
200  
20  
Whichever is greater.  
Optional: Output internally terminated, add "T" after PCA P/N; ex. EP6700-IT  
Schematic  
DC Electrical Characteristics  
Min Max  
Unit  
Distortion  
±10  
100  
%
3
4
5
6
7
8
9
10 11 12  
13  
Temperature Coefficient of Delay  
Insulation Resistance @ 100 Vdc  
Dielectric Strength  
PPM/°C  
Meg Ohms  
Vdc  
IN  
OUT  
1K  
100  
1
GROUND  
14  
Recommended Operating  
Conditions  
Min Max Unit  
Package Dimensions  
P
Pulse Width % of Total Delay  
Duty Cycle  
Operating Free Air Temperature  
200  
0
%
%
°C  
W*  
D
40  
70  
*
A
T
.215  
Max  
1.465 Max.  
*These two values are inter-dependent.  
PCA  
EP6700-1  
Date Code  
.015  
Min.  
.375  
Max.  
.135 Min.  
.010  
Typ.  
Input Pulse Test Conditions @ 25°C  
.022  
Typ.  
C
.100 Typ.  
3 Volts  
300 %  
2.0 nS  
1.0 MHz  
300 KHz  
V
P
Pulse Input Voltage  
Pulse Width % of Total Delay  
Input Rise Time (10 - 90%)  
Pulse Repetition Rate @ Td £ 150 nS  
L
IN  
W
T
RI  
P
RR  
Pulse Repetition Rate @ Td > 150 nS  
QAF-CSO1 Rev. B 8/25/94  
DSD6700 Rev. B 2/5/96  
Unless Otherwise Noted Dimensions in Inches  
Tolerances:  
16799 SCHOENBORN ST.  
NORTH HILLS, CA 91343  
TEL: (818) 892-0761  
Fractional = ± 1/32  
E L E C T R O N I C S I N C .  
.XX = ± .030  
.XXX = ± .010  
FAX: (818) 894-5791  

与EP6700-2相关器件

型号 品牌 获取价格 描述 数据表
EP6700-20 PCA

获取价格

14 Pin Single-in-Line Package Passive Delay Lines
EP6700-20T ETC

获取价格

Delay Line
EP6700-2T ETC

获取价格

Delay Line
EP6700-3 PCA

获取价格

14 Pin Single-in-Line Package Passive Delay Lines
EP6700-3T PCA

获取价格

Passive Delay Line, 1-Func, 10-Tap, True Output, Hybrid, SIP-14
EP6700-4 PCA

获取价格

14 Pin Single-in-Line Package Passive Delay Lines
EP6700-4T ETC

获取价格

Delay Line
EP6700-5 PCA

获取价格

14 Pin Single-in-Line Package Passive Delay Lines
EP6700-5T PCA

获取价格

Passive Delay Line, 1-Func, 10-Tap, True Output, Hybrid, SIP-14
EP6700-6 PCA

获取价格

14 Pin Single-in-Line Package Passive Delay Lines