5秒后页面跳转
EP610PC-30 PDF预览

EP610PC-30

更新时间: 2024-02-05 13:54:12
品牌 Logo 应用领域
罗彻斯特 - ROCHESTER 可编程逻辑器件光电二极管输入元件数据传输LTE时钟
页数 文件大小 规格书
9页 665K
描述
High-performance, 16-macrocell Classic EPLD Pipelined data rates of up to 100 MHz

EP610PC-30 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:DIP, DIP24,.3Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.83
Is Samacsys:N其他特性:ZERO STANDBY FUNCTION; 16 MACROCELLS WITH CONFIGURABLE I/O
架构:PAL-TYPE最大时钟频率:33.3 MHz
JESD-30 代码:R-PDIP-T24专用输入次数:4
I/O 线路数量:16输入次数:20
输出次数:16产品条款数:160
端子数量:24最高工作温度:70 °C
最低工作温度:组织:4 DEDICATED INPUTS, 16 I/O
输出函数:MACROCELL封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP24,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
可编程逻辑类型:OT PLD传播延迟:32 ns
认证状态:Not Qualified子类别:Programmable Logic Devices
最大供电电压:5.25 V最小供电电压:4.75 V
标称供电电压:5 V表面贴装:NO
技术:CMOS温度等级:COMMERCIAL
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
Base Number Matches:1

EP610PC-30 数据手册

 浏览型号EP610PC-30的Datasheet PDF文件第2页浏览型号EP610PC-30的Datasheet PDF文件第3页浏览型号EP610PC-30的Datasheet PDF文件第4页浏览型号EP610PC-30的Datasheet PDF文件第5页浏览型号EP610PC-30的Datasheet PDF文件第6页浏览型号EP610PC-30的Datasheet PDF文件第7页 
© 2013 Rochester Electronics, LLC. All Rights Reserved 04112013  
EP610  
High-performance, 16-macrocell Classic EPLD  
Features  
-
-
-
Combinatorial speeds with tPD as low as 10 ns  
Counter frequencies of up to 100 MHz  
Pipelined data rates of up to 100 MHz  
Programmable I/O architecture with up to 20 inputs or 16 outputs  
and 2 Clock pins  
The following devices are pin-, function-, and programming  
file-compatible: EP610, EP610I, EP610T, EP610-XX/B, EP600I, and  
PALCE610  
Programmable Clock option for independent clocking of all registers  
Macrocells individually programmable as D, T, JK, or SR flipflops, or  
for combinatorial operation  
Available in windowed ceramic and one-time-programmable (OTP)  
plastic packages (see Figure 1):  
-
-
-
24-pin small-outline integrated circuit (plastic SOIC only)  
24-pin dual in-line package (CerDIP and PDIP)  
28-pin plastic J-lead chip carrier (PLCC)  
Figure 1. EP610 Package Pin-Out Diagrams  
Package outlines not drawn to scale. Windows in ceramic packages only.  
CLK1  
INPUT  
I/O  
1
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
VCC  
INPUT  
I/O  
4
3
2
1
28  
27  
26  
2
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
NC  
5
25  
24  
23  
22  
21  
20  
19  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
NC  
3
6
CLK1  
INPUT  
I/O  
1 •  
2
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
VCC  
INPUT  
I/O  
I/O  
4
I/O  
7
I/O  
5
I/O  
3
8
I/O  
4
I/O  
I/O  
6
I/O  
I/O  
5
I/O  
I/O  
7
I/O  
9
I/O  
6
I/O  
I/O  
8
I/O  
I/O  
7
I/O  
10  
11  
I/O  
8
I/O  
I/O  
9
I/O  
I/O  
9
I/O  
I/O  
10  
11  
12  
I/O  
12  
13  
14  
15  
16  
17  
18  
I/O  
10  
11  
12  
I/O  
INPUT  
GND  
INPUT  
CLK2  
INPUT  
GND  
INPUT  
CLK2  
24-Pin SOIC  
24-Pin DIP  
28-Pin J-Lead  
EP610  
EP610T  
EP610  
EP610  
EP610T  
EP610I  
EP610T  
EP610-XX/B  
EP610I  
For complete Rochester ordering guide, please refer to page 2  
Please contact factory for specific package availability and  
Military/Aerospace specifications/availability.  
Rochester Electronics guarantees performance of its semiconductor products to the original OEM specifications. “Typical” values are for reference purposes  
only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing. Rochester Electronics reserves  
the right to make changes without further notice to any specification herein.  
Specification Number EP610-CI (AT) REV -  
Page 1 of 9  

与EP610PC-30相关器件

型号 品牌 描述 获取价格 数据表
EP610PC-35 ROCHESTER High-performance, 16-macrocell Classic EPLD Pipelined data rates of up to 100 MHz

获取价格

EP610PC-35 ALTERA OT PLD, 37ns, PAL-Type, CMOS, PDIP24, PLASTIC, DIP-24

获取价格

EP610PI10 ETC ASIC

获取价格

EP610PI24-15 ALTERA OT PLD, 17ns, CMOS, PDIP24, PLASTIC, DIP-24

获取价格

EP610PI24-30 ALTERA OT PLD, 32ns, PAL-Type, CMOS, PDIP24, PLASTIC, DIP-24

获取价格

EP610PI25 ETC ASIC

获取价格