Datasheet > EP20K300EFI672-2ES

EP20K300EFI672-2ES

更新时间： 2024-11-07 23:50:43

品牌	Logo	应用领域
其他 - ETC		/
页数	文件大小	规格书
116页	1425K
描述
FPGA

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

EP20K300EFI672-2ES 数据手册

浏览型号EP20K300EFI672-2ES的Datasheet PDF文件第2页

浏览型号EP20K300EFI672-2ES的Datasheet PDF文件第3页

浏览型号EP20K300EFI672-2ES的Datasheet PDF文件第4页

浏览型号EP20K300EFI672-2ES的Datasheet PDF文件第5页

浏览型号EP20K300EFI672-2ES的Datasheet PDF文件第6页

浏览型号EP20K300EFI672-2ES的Datasheet PDF文件第7页

APEX 20K

Programmable Logic

Device Family

December 2001, ver. 4.2

Data Sheet

ꢀ

Industry’s first programmable logic device (PLD) incorporating

system-on-a-programmable-chip (SOPC) integration

–

Features...

MultiCore^TMarchitecture integrating look-up table (LUT) logic,

product-term logic, and embedded memory

–

LUT logic used for register-intensive functions

Embedded system block (ESB) used to implement memory

functions, including first-in first-out (FIFO) buffers, dual-port

RAM, and content-addressable memory (CAM)

ESB implementation of product-term logic used for

combinatorial-intensive functions

–

ꢀ

High density

–

30,000 to 1.5 million typical gates (see Tables 1 and 2)

Up to 51,840 logic elements (LEs)

Up to 442,368 RAM bits that can be used without reducing

available logic

–

Up to 3,456 product-term-based macrocells

Table 1. APEX 20K Device Features

Note (1)

Feature

EP20K30E EP20K60E EP20K100 EP20K100E EP20K160E EP20K200

EP20K200E

Maximum

system

gates

113,000

162,000

263,000

404,000

526,000

Typical

gates

30,000

60,000

100,000

160,000

200,000

LEs

1,200

2,560

4,160

6,400

8,320

ESBs

Maximum

RAM bits

24,576

32,768

53,248

81,920

106,496

Maximum

macrocells

192

128

256

196

416

252

416

246

640

316

832

382

832

376

Maximum

user I/O

pins

Altera Corporation

A-DS-APEX20K-04.2

12 3 4 5 6 7...116

中文翻译

下载PDF

与EP20K300EFI672-2ES相关器件

型号	品牌	获取价格	描述	数据表
EP20K300EFI672-3ES	ETC	获取价格	FPGA
EP20K300EFI672-3X	ALTERA	获取价格	Field Programmable Gate Array
EP20K300EFI784	ALTERA	获取价格	Loadable PLD, PBGA784, 29 X 29 MM, 1 MM PITCH, FINE LINE, BGA-784
EP20K300EQC208-3	INTEL	获取价格	Loadable PLD, PQFP208, 30.40 X 30.40 MM, 0.50 MM PITCH, PLASTIC, QFP-208
EP20K300EQC240-1	ALTERA	获取价格	Programmable Logic Device Family
EP20K300EQC240-1ES	ETC	获取价格	FPGA
EP20K300EQC240-1XN	ALTERA	获取价格	Loadable PLD, 1.68ns, CMOS, PQFP240, PLASTIC, QFP-240
EP20K300EQC240-2ES	ETC	获取价格	FPGA
EP20K300EQC240-3	ALTERA	获取价格	Programmable Logic Device Family
EP20K300EQC240-3ES	ETC	获取价格	FPGA