5秒后页面跳转
EMB14P03V PDF预览

EMB14P03V

更新时间: 2024-11-19 17:15:51
品牌 Logo 应用领域
杰力科技 - EXCELLIANCE /
页数 文件大小 规格书
7页 164K
描述
EDFN3X3

EMB14P03V 数据手册

 浏览型号EMB14P03V的Datasheet PDF文件第2页浏览型号EMB14P03V的Datasheet PDF文件第3页浏览型号EMB14P03V的Datasheet PDF文件第4页浏览型号EMB14P03V的Datasheet PDF文件第5页浏览型号EMB14P03V的Datasheet PDF文件第6页浏览型号EMB14P03V的Datasheet PDF文件第7页 
EMB14P03V  
P-Channel Logic Level Enhancement Mode Field Effect Transistor  
Product Summary:  
D
BVDSS  
-30V  
14mΩ  
-20A  
R
DSON (MAX.)  
G
I
D
PIN1  
P Channel MOSFET  
UIS, Rg 100% Tested  
S
Pb-Free Lead Plating & Halogen Free  
ABSOLUTE MAXIMUM RATINGS (TA = 25 °C Unless Otherwise Noted)  
PARAMETERS/TEST CONDITIONS  
SYMBOL  
VGS  
LIMITS  
±25  
UNIT  
Gate-Source Voltage  
V
TC = 25 °C  
-20  
Continuous Drain Current  
ID  
TA = 25 °C  
-11  
-15  
-80  
-19  
90  
A
TC = 100 °C  
Pulsed Drain Current1  
IDM  
IAS  
Avalanche Current  
L = 0.5mH, IAS=-19A, R  
G=25Ω  
Avalanche Energy  
EAS  
EAR  
mJ  
Repetitive Avalanche Energy2  
L = 0.25mH  
45  
TA = 25 °C  
2.5  
Power Dissipation  
PD  
W
°C  
TA = 100 °C  
1
Operating Junction & Storage Temperature Range  
Tj, Tstg  
-55 to 150  
THERMAL RESISTANCE RATINGS  
THERMAL RESISTANCE  
SYMBOL  
RθJC  
TYPICAL  
MAXIMUM  
UNIT  
Junction-to-Case  
6
°C / W  
Junction-to-Ambient3  
50  
RθJA  
1Pulse width limited by maximum junction temperature.  
2Duty cycle 1%  
350°C / W when mounted on a 1 in2 pad of 2 oz copper.  
2018/11/05  
p.1