5秒后页面跳转
EBD51RC4AAFA-7A PDF预览

EBD51RC4AAFA-7A

更新时间: 2024-02-06 03:14:06
品牌 Logo 应用领域
尔必达 - ELPIDA 动态存储器双倍数据速率
页数 文件大小 规格书
19页 192K
描述
512MB Registered DDR SDRAM DIMM

EBD51RC4AAFA-7A 数据手册

 浏览型号EBD51RC4AAFA-7A的Datasheet PDF文件第2页浏览型号EBD51RC4AAFA-7A的Datasheet PDF文件第3页浏览型号EBD51RC4AAFA-7A的Datasheet PDF文件第4页浏览型号EBD51RC4AAFA-7A的Datasheet PDF文件第5页浏览型号EBD51RC4AAFA-7A的Datasheet PDF文件第6页浏览型号EBD51RC4AAFA-7A的Datasheet PDF文件第7页 
PRELIMINARY DATA SHEET  
1GB Registered DDR SDRAM DIMM  
EBD10RD4ABFA (128M words × 72 bits, 1 Rank)  
Description  
Features  
The EBD10RD4ABFA is 128M words × 72 bits, 1 rank  
Double Data Rate (DDR) SDRAM registered module,  
mounting 18 pieces of 512M bits DDR SDRAM sealed  
in TSOP package. Read and write operations are  
performed at the cross points of the CK and the /CK.  
This high-speed data transfer is realized by the 2-bit  
prefetch-pipelined architecture. Data strobe (DQS)  
both for read and write are available for high speed and  
reliable data bus design. By setting extended mode  
register, the on-chip Delay Locked Loop (DLL) can be  
set enable or disable. This module provides high  
density mounting without utilizing surface mount  
184-pin socket type dual in line memory module  
(DIMM)  
PCB height: 30.48mm  
Lead pitch: 1.27mm  
2.5V power supply  
Data rate: 333Mbps/266Mbps (max.)  
2.5 V (SSTL_2 compatible) I/O  
Double Data Rate architecture; two data transfers per  
clock cycle  
Bi-directional, data strobe (DQS) is transmitted  
/received with data, to be used in capturing data at  
the receiver  
technology.  
Decoupling capacitors are mounted  
beside each TSOP on the module board.  
Data inputs and outputs are synchronized with DQS  
4 internal banks for concurrent operation  
(Component)  
DQS is edge aligned with data for READs; center  
aligned with data for WRITEs  
Differential clock inputs (CK and /CK)  
DLL aligns DQ and DQS transitions with CK  
transitions  
Commands entered on each positive CK edge; data  
referenced to both edges of DQS  
Auto precharge option for each burst access  
Programmable burst length: 2, 4, 8  
Programmable /CAS latency (CL): 2, 2.5  
Refresh cycles: (8192 refresh cycles /64ms)  
7.8µs maximum average periodic refresh interval  
2 variations of refresh  
Auto refresh  
Self refresh  
1 piece of PLL clock driver, 2 pieces of register driver  
and 1 piece of serial EEPROM (2k bits) for Presence  
Detect (SPD) on PCB.  
Document No. E0274E40 (Ver. 4.0)  
Date Published April 2003 (K) Japan  
URL: http://www.elpida.com  
Elpida Memory,Inc. 2002-2003  

与EBD51RC4AAFA-7A相关器件

型号 品牌 描述 获取价格 数据表
EBD51RC4AAFA-7A-E ELPIDA DDR DRAM Module, 64MX72, 0.75ns, CMOS, DIMM-184

获取价格

EBD51RC4AAFA-7B ELPIDA 512MB Registered DDR SDRAM DIMM

获取价格

EBD51RC4AKFA ELPIDA 512MB Registered DDR SDRAM DIMM (64M words X 72 bits, 1 Rank)

获取价格

EBD51RC4AKFA-6B ELPIDA 512MB Registered DDR SDRAM DIMM (64M words X 72 bits, 1 Rank)

获取价格

EBD51RC4AKFA-6B-E ELPIDA 512MB Registered DDR SDRAM DIMM (64M words x 72 bits, 1 Rank)

获取价格

EBD51RC4AKFA-7A ELPIDA 512MB Registered DDR SDRAM DIMM (64M words X 72 bits, 1 Rank)

获取价格