5秒后页面跳转
EDE5116AJBG-LI PDF预览

EDE5116AJBG-LI

更新时间: 2024-11-26 06:55:55
品牌 Logo 应用领域
尔必达 - ELPIDA 动态存储器双倍数据速率
页数 文件大小 规格书
76页 726K
描述
512M bits DDR2 SDRAM WTR (Wide Temperature Range)

EDE5116AJBG-LI 数据手册

 浏览型号EDE5116AJBG-LI的Datasheet PDF文件第2页浏览型号EDE5116AJBG-LI的Datasheet PDF文件第3页浏览型号EDE5116AJBG-LI的Datasheet PDF文件第4页浏览型号EDE5116AJBG-LI的Datasheet PDF文件第5页浏览型号EDE5116AJBG-LI的Datasheet PDF文件第6页浏览型号EDE5116AJBG-LI的Datasheet PDF文件第7页 
PRELIMINARY DATA SHEET  
512M bits DDR2 SDRAM  
WTR (Wide Temperature Range)  
EDE5116AJBG-LI (32M words × 16 bits)  
Specifications  
Features  
Density: 512M bits  
Double-data-rate architecture; two data transfers per  
clock cycle  
Organization  
The high-speed data transfer is realized by the 4 bits  
prefetch pipelined architecture  
8M words × 16 bits × 4 banks  
Package  
Bi-directional differential data strobe (DQS and /DQS)  
is transmitted/received with data for capturing data at  
the receiver  
84-ball FBGA  
Lead-free (RoHS compliant)  
Power supply: VDD, VDDQ = 1.8V ± 0.1V  
Data rate: 667Mbps (max.)  
2KB page size  
DQS is edge-aligned with data for READs; center-  
aligned with data for WRITEs  
Differential clock inputs (CK and /CK)  
DLL aligns DQ and DQS transitions with CK  
transitions  
Row address: A0 to A12  
Column address: A0 to A9  
Four internal banks for concurrent operation  
Interface: SSTL_18  
Commands entered on each positive CK edge; data  
and data mask referenced to both edges of DQS  
Data mask (DM) for write data  
Burst lengths (BL): 4, 8  
Burst type (BT):  
Posted /CAS by programmable additive latency for  
better command and data bus efficiency  
Sequential (4, 8)  
Off-Chip-Driver Impedance Adjustment and On-Die-  
Termination for better signal quality  
Interleave (4, 8)  
/CAS Latency (CL): 3, 4, 5, 6  
/DQS can be disabled for single-ended Data Strobe  
operation  
Precharge: auto precharge option for each burst  
access  
Wide temperature range  
TC = 40°C to +95°C  
Driver strength: normal/weak  
Refresh: auto-refresh, self-refresh  
Refresh cycles: 8192 cycles/64ms  
Average refresh period: 7.8µs  
Operating case temperature range  
TC = -40°C to +95°C  
Document No. E1172E20 (Ver. 2.0)  
Date Published September 2007 (K) Japan  
Printed in Japan  
URL: http://www.elpida.com  
Elpida Memory, Inc. 2007  

与EDE5116AJBG-LI相关器件

型号 品牌 获取价格 描述 数据表
EDE5116AJSE ELPIDA

获取价格

512M bits DDR2 SDRAM
EDE5116AJSE-6E-E ELPIDA

获取价格

512M bits DDR2 SDRAM
EDE5116AJSE-6ELI-E ELPIDA

获取价格

512M bits DDR2 SDRAM
EDE5116AJSE-8E-E ELPIDA

获取价格

512M bits DDR2 SDRAM
EDE5116AJSE-8G-E ELPIDA

获取价格

DDR DRAM, 32MX16, 0.4ns, CMOS, PBGA84, ROHS COMPLIANT, FBGA-84
EDE5116AJSE-LI ELPIDA

获取价格

512M bits DDR2 SDRAM
EDE5116GBSA ELPIDA

获取价格

512M bits DDR-II SDRAM
EDE5116GBSA-4A-E ELPIDA

获取价格

512M bits DDR-II SDRAM
EDE5116GBSA-5A-E ELPIDA

获取价格

512M bits DDR-II SDRAM
EDE5132AABG ELPIDA

获取价格

512M bits DDR2 SDRAM