5秒后页面跳转
EDE5108ABSE-4C-E PDF预览

EDE5108ABSE-4C-E

更新时间: 2024-11-10 20:11:03
品牌 Logo 应用领域
尔必达 - ELPIDA 时钟动态存储器双倍数据速率内存集成电路
页数 文件大小 规格书
58页 479K
描述
DDR DRAM, 64MX8, 0.6ns, CMOS, PBGA64, FBGA-64

EDE5108ABSE-4C-E 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:BGA包装说明:TFBGA, BGA64,9X15,32
针数:64Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.32.00.28
风险等级:5.82访问模式:FOUR BANK PAGE BURST
最长访问时间:0.6 ns其他特性:AUTO/SELF REFRESH
最大时钟频率 (fCLK):200 MHzI/O 类型:COMMON
交错的突发长度:4,8JESD-30 代码:R-PBGA-B64
JESD-609代码:e1长度:13.8 mm
内存密度:536870912 bit内存集成电路类型:DDR DRAM
内存宽度:8功能数量:1
端口数量:1端子数量:64
字数:67108864 words字数代码:64000000
工作模式:SYNCHRONOUS最高工作温度:85 °C
最低工作温度:组织:64MX8
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:TFBGA封装等效代码:BGA64,9X15,32
封装形状:RECTANGULAR封装形式:GRID ARRAY, THIN PROFILE, FINE PITCH
峰值回流温度(摄氏度):260电源:1.8 V
认证状态:Not Qualified刷新周期:8192
座面最大高度:1.12 mm自我刷新:YES
连续突发长度:4,8子类别:DRAMs
最大供电电压 (Vsup):1.9 V最小供电电压 (Vsup):1.7 V
标称供电电压 (Vsup):1.8 V表面贴装:YES
技术:CMOS温度等级:OTHER
端子面层:Tin/Silver/Copper (Sn/Ag/Cu)端子形式:BALL
端子节距:0.8 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:50宽度:11.3 mm
Base Number Matches:1

EDE5108ABSE-4C-E 数据手册

 浏览型号EDE5108ABSE-4C-E的Datasheet PDF文件第2页浏览型号EDE5108ABSE-4C-E的Datasheet PDF文件第3页浏览型号EDE5108ABSE-4C-E的Datasheet PDF文件第4页浏览型号EDE5108ABSE-4C-E的Datasheet PDF文件第5页浏览型号EDE5108ABSE-4C-E的Datasheet PDF文件第6页浏览型号EDE5108ABSE-4C-E的Datasheet PDF文件第7页 
PRELIMINARY DATA SHEET  
512M bits DDR2 SDRAM  
EDE5104ABSE (128M words × 4 bits)  
EDE5108ABSE (64M words × 8 bits)  
EDE5116ABSE (32M words × 16 bits)  
Features  
Description  
The EDE5104AB is a 512M bits DDR2 SDRAM  
1.8V power supply  
organized as 33,554,432 words × 4 bits × 4 banks.  
Double-data-rate architecture: two data transfers per  
clock cycle  
The EDE5108AB is a 512M bits DDR2 SDRAM  
organized as 16,777,216 words × 8 bits × 4 banks.  
Bi-directional, differential data strobe (DQS and  
/DQS) is transmitted/received with data, to be used in  
capturing data at the receiver  
They are packaged in 64-ball FBGA (µBGA ) package.  
The EDE5116AB is a 512M bits DDR2 SDRAM  
organized as 8,388,608 words × 16 bits × 4 banks.  
DQS is edge aligned with data for READs: center-  
aligned with data for WRITEs  
It is packaged in 84-ball FBGA (µBGA) package.  
Differential clock inputs (CK and /CK)  
DLL aligns DQ and DQS transitions with CK  
transitions  
Commands entered on each positive CK edge: data  
and data mask referenced to both edges of DQS  
Four internal banks for concurrent operation  
Data mask (DM) for write data  
Burst lengths: 4, 8  
/CAS Latency (CL): 3, 4, 5  
Auto precharge operation for each burst access  
Auto refresh and self refresh modes  
7.8µs average periodic refresh interval  
1.8V (SSTL_18 compatible) I/O  
Posted CAS by programmable additive latency for  
better command and data bus efficiency  
Off-Chip-Driver Impedance Adjustment and On-Die-  
Termination for better signal quality  
Programmable RDQS, /RDQS output for making × 8  
organization compatible to × 4 organization  
/DQS, (/RDQS) can be disabled for single-ended  
Data Strobe operation.  
FBGA(µBGA) package is lead free solder (Sn-Ag-Cu)  
Document No. E0323E30 (Ver. 3.0)  
Date Published March 2003 (K) Japan  
URL: http://www.elpida.com  
Elpida Memory, Inc. 2002-2003  

与EDE5108ABSE-4C-E相关器件

型号 品牌 获取价格 描述 数据表
EDE5108ABSE-5A-E ELPIDA

获取价格

暂无描述
EDE5108ABSE-5C-E ELPIDA

获取价格

512M bits DDR2 SDRAM
EDE5108ABSE-AE ELPIDA

获取价格

512M bits DDR2 SDRAM for HYPER DIMM
EDE5108ABSE-AE-E ELPIDA

获取价格

512M bits DDR2 SDRAM for HYPER DIMM
EDE5108ABSE-BE ELPIDA

获取价格

512M bits DDR2 SDRAM for HYPER DIMM
EDE5108ABSE-BE-E ELPIDA

获取价格

512M bits DDR2 SDRAM for HYPER DIMM
EDE5108AESK ELPIDA

获取价格

512M bits DDR2 SDRAM
EDE5108AESK-4A-E ELPIDA

获取价格

512M bits DDR2 SDRAM
EDE5108AESK-4E-E ELPIDA

获取价格

暂无描述
EDE5108AESK-5C-E ELPIDA

获取价格

512M bits DDR2 SDRAM