Datasheet > EDE5104AESK

EDE5104AESK

更新时间： 2024-09-17 22:30:39

品牌	Logo	应用领域
尔必达 - ELPIDA		动态存储器双倍数据速率
页数	文件大小	规格书
65页	654K
描述
512M bits DDR2 SDRAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

EDE5104AESK 数据手册

DATA SHEET

512M bits DDR2 SDRAM

EDE5104AESK (128M words × 4 bits)

EDE5108AESK (64M words × 8 bits)

Features

Description

The EDE5104AESK is a 512M bits DDR2 SDRAM

• Power supply: VDD, VDDQ = 1.8V ± 0.1V

organized as 33,554,432 words × 4 bits × 4 banks.

• Double-data-rate architecture: two data transfers per

clock cycle

The EDE5108AESK is a 512M bits DDR2 SDRAM

organized as 16,777,216 words × 8 bits × 4 banks.

They are packaged in 60-ball FBGA (µBGA^) package.

• Bi-directional, differential data strobe (DQS and

/DQS) is transmitted/received with data, to be used in

capturing data at the receiver

• DQS is edge aligned with data for READs: center-

aligned with data for WRITEs

• Differential clock inputs (CK and /CK)

• DLL aligns DQ and DQS transitions with CK

transitions

• Commands entered on each positive CK edge: data

and data mask referenced to both edges of DQS

• Four internal banks for concurrent operation

• Data mask (DM) for write data

• Burst lengths: 4, 8

• /CAS Latency (CL): 3, 4, 5

• Auto precharge operation for each burst access

• Auto refresh and self refresh modes

• Average refresh period

7.8µs at 0°C ≤ TC ≤ +85°C

3.9µs at +85°C < TC ≤ +95°C

• SSTL_18 compatible I/O

• Posted CAS by programmable additive latency for

better command and data bus efficiency

• Off-Chip-Driver Impedance Adjustment and On-Die-

Termination for better signal quality

• Programmable RDQS, /RDQS output for making × 8

organization compatible to × 4 organization

• /DQS, (/RDQS) can be disabled for single-ended

Data Strobe operation.

• FBGA (µBGA) package with lead free solder

(Sn-Ag-Cu)

Document No. E0562E50 (Ver. 5.0)

Date Published May 2005 (K) Japan

Printed in Japan

URL: http://www.elpida.com

Elpida Memory, Inc. 2004-2005

12 3 4 5 6 7...65

中文翻译

下载PDF

与EDE5104AESK相关器件

型号	品牌	获取价格	描述	数据表
EDE5104AESK-4A-E	ELPIDA	获取价格	512M bits DDR2 SDRAM
EDE5104AESK-5C-E	ELPIDA	获取价格	512M bits DDR2 SDRAM
EDE5104AESK-6E-E	ELPIDA	获取价格	512M bits DDR2 SDRAM
EDE5104AGSE	ELPIDA	获取价格	512M bits DDR2 SDRAM
EDE5104AGSE_1	ELPIDA	获取价格	512M bits DDR2 SDRAM
EDE5104AGSE-4A-E	ELPIDA	获取价格	512M bits DDR2 SDRAM
EDE5104AGSE-5C-E	ELPIDA	获取价格	512M bits DDR2 SDRAM
EDE5104AGSE-6C-E	ELPIDA	获取价格	512M bits DDR2 SDRAM
EDE5104AGSE-6E-E	ELPIDA	获取价格	512M bits DDR2 SDRAM
EDE5104AHSE	ELPIDA	获取价格	512M bits DDR2 SDRAM