Datasheet > EDE5104ABSA-4A-E

EDE5104ABSA-4A-E

更新时间： 2024-09-19 10:52:39

品牌	Logo	应用领域
尔必达 - ELPIDA		动态存储器双倍数据速率
页数	文件大小	规格书
56页	405K
描述
DDR DRAM, 128MX4, 0.6ns, CMOS, PBGA64, MICRO, FBGA-64

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

EDE5104ABSA-4A-E 数据手册

PRELIMINARY DATA SHEET

512M bits DDR-II SDRAM

EDE5104ABSA (128M words × 4 bits)

EDE5108ABSA (64M words × 8 bits)

EDE5116ABSA (32M words × 16 bits)

Features

Description

The EDE5104AB is a 512M bits DDR-II SDRAM

• 1.8V power supply

organized as 33,554,432 words × 4 bits × 4 banks.

• Double-data-rate architecture: two data transfers per

clock cycle

The EDE5108AB is a 512M bits DDR-II SDRAM

organized as 16,777,216 words × 8 bits × 4 banks.

• Bi-directional, differential data strobe (DQS and

/DQS) is transmitted/received with data, to be used in

capturing data at the receiver

It packaged in 64-ball FBGA (µBGA ) package.

The EDE5116AB is a 512M bits DDR-II SDRAM

organized as 8,388,608 words × 16 bits × 4 banks.

• DQS is edge aligned with data for READs: center-

aligned with data for WRITEs

It is packaged in 84-ball FBGA (µBGA) package.

• Differential clock inputs (CK and /CK)

• DLL aligns DQ and DQS transitions with CK

transitions

• Commands entered on each positive CK edge: data

and data mask referenced to both edges of DQS

• Four internal banks for concurrent operation

• Data mask (DM) for write data

• Burst lengths: 4, 8

• /CAS Latency (CL): 3, 4, 5

• Auto precharge operation for each burst access

• Auto refresh and self refresh modes

• 7.8µs average periodic refresh interval

• 1.8V (SSTL_18 compatible) I/O

• Posted CAS by programmable additive latency for

better command and data bus efficiency

• Off-Chip-Driver Impedance Adjustment and On-Die-

Termination for better signal quality

• Programmable RDQS, /RDQS output for making × 8

organization compatible to × 4 organization

• /DQS, (/RDQS) can be disabled for single-ended

Data Strobe operation.

• FBGA(µBGA) package is lead free solder (Sn-Ag-Cu)

Document No. E0323E11 (Ver. 1.1)

Date Published November 2002 (K) Japan

URL: http://www.elpida.com

Elpida Memory, Inc. 2002

12 3 4 5 6 7...56

中文翻译

下载PDF

与EDE5104ABSA-4A-E相关器件

型号	品牌	获取价格	描述	数据表
EDE5104ABSA-5A-E	ELPIDA	获取价格	DDR DRAM, 128MX4, 0.5ns, CMOS, PBGA64, MICRO, FBGA-64
EDE5104ABSE	ELPIDA	获取价格	512M bits DDR2 SDRAM
EDE5104ABSE-4A-E	ELPIDA	获取价格	512M bits DDR2 SDRAM
EDE5104ABSE-5A-E	ELPIDA	获取价格	DDR DRAM, 128MX4, 0.5ns, CMOS, PBGA64, MICRO, FBGA-64
EDE5104ABSE-5C-E	ELPIDA	获取价格	512M bits DDR2 SDRAM
EDE5104AESK	ELPIDA	获取价格	512M bits DDR2 SDRAM
EDE5104AESK-4A-E	ELPIDA	获取价格	512M bits DDR2 SDRAM
EDE5104AESK-5C-E	ELPIDA	获取价格	512M bits DDR2 SDRAM
EDE5104AESK-6E-E	ELPIDA	获取价格	512M bits DDR2 SDRAM
EDE5104AGSE	ELPIDA	获取价格	512M bits DDR2 SDRAM