5秒后页面跳转
EDE2508AEBG-6E-E PDF预览

EDE2508AEBG-6E-E

更新时间: 2024-11-07 06:55:55
品牌 Logo 应用领域
尔必达 - ELPIDA 动态存储器双倍数据速率
页数 文件大小 规格书
77页 616K
描述
256M bits DDR2 SDRAM

EDE2508AEBG-6E-E 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:BGA包装说明:TFBGA, BGA60,9X11,32
针数:60Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.32.00.24
风险等级:5.84访问模式:FOUR BANK PAGE BURST
最长访问时间:0.45 ns其他特性:AUTO/SELF REFRESH
最大时钟频率 (fCLK):333 MHzI/O 类型:COMMON
交错的突发长度:4,8JESD-30 代码:R-PBGA-B60
JESD-609代码:e1长度:9.5 mm
内存密度:268435456 bit内存集成电路类型:DDR DRAM
内存宽度:8功能数量:1
端口数量:1端子数量:60
字数:33554432 words字数代码:32000000
工作模式:SYNCHRONOUS最高工作温度:85 °C
最低工作温度:组织:32MX8
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:TFBGA封装等效代码:BGA60,9X11,32
封装形状:RECTANGULAR封装形式:GRID ARRAY, THIN PROFILE, FINE PITCH
峰值回流温度(摄氏度):NOT SPECIFIED电源:1.8 V
认证状态:Not Qualified刷新周期:8192
座面最大高度:1.2 mm自我刷新:YES
连续突发长度:4,8最大待机电流:0.004 A
子类别:DRAMs最大压摆率:0.155 mA
最大供电电压 (Vsup):1.9 V最小供电电压 (Vsup):1.7 V
标称供电电压 (Vsup):1.8 V表面贴装:YES
技术:CMOS温度等级:OTHER
端子形式:BALL端子节距:0.8 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:8 mmBase Number Matches:1

EDE2508AEBG-6E-E 数据手册

 浏览型号EDE2508AEBG-6E-E的Datasheet PDF文件第2页浏览型号EDE2508AEBG-6E-E的Datasheet PDF文件第3页浏览型号EDE2508AEBG-6E-E的Datasheet PDF文件第4页浏览型号EDE2508AEBG-6E-E的Datasheet PDF文件第5页浏览型号EDE2508AEBG-6E-E的Datasheet PDF文件第6页浏览型号EDE2508AEBG-6E-E的Datasheet PDF文件第7页 
DATA SHEET  
256M bits DDR2 SDRAM  
EDE2508AEBG (32M words × 8 bits)  
EDE2516AEBG (16M words × 16 bits)  
Features  
Specifications  
Density: 256M bits  
Organization  
Double-data-rate architecture; two data transfers per  
clock cycle  
The high-speed data transfer is realized by the 4 bits  
prefetch pipelined architecture  
8M words × 8 bits × 4 banks (EDE2508AEBG)  
4M words × 16 bits × 4 banks (EDE2516AEBG)  
Package  
60-ball FBGA (EDE2508AEBG)  
84-ball FBGA (EDE2516AEBG)  
Lead-free (RoHS compliant)  
Power supply: VDD, VDDQ = 1.8V 0.1V  
Data rate: 800Mbps/667Mbps (max.)  
1KB page size  
Bi-directional differential data strobe (DQS and /DQS)  
is transmitted/received with data for capturing data at  
the receiver  
DQS is edge-aligned with data for READs; center-  
aligned with data for WRITEs  
Differential clock inputs (CK and /CK)  
DLL aligns DQ and DQS transitions with CK  
transitions  
Commands entered on each positive CK edge; data  
and data mask referenced to both edges of DQS  
Row address: A0 to A12  
Column address: A0 to A9 (EDE2508AEBG)  
Data mask (DM) for write data  
A0 to A8 (EDE2516AEBG)  
Posted /CAS by programmable additive latency for  
Four internal banks for concurrent operation  
Interface: SSTL_18  
Burst lengths (BL): 4, 8  
Burst type (BT):  
Sequential (4, 8)  
Interleave (4, 8)  
better command and data bus efficiency  
Off-Chip-Driver Impedance Adjustment and On-Die-  
Termination for better signal quality  
Programmable RDQS, /RDQS output for making × 8  
organization compatible to × 4 organization  
/DQS, (/RDQS) can be disabled for single-ended  
Data Strobe operation  
/CAS Latency (CL): 3, 4, 5, 6  
Precharge: auto precharge option for each burst  
access  
Driver strength: normal/weak  
Refresh: auto-refresh, self-refresh  
Refresh cycles: 8192 cycles/64ms  
Average refresh period  
7.8μs at 0°C TC ≤ +85°C  
3.9μs at +85°C < TC ≤ +95°C  
Operating case temperature range  
TC = 0°C to +95°C  
Document No. E1175E20 (Ver. 2.0)  
Date Published January 2008 (K) Japan  
Printed in Japan  
URL: http://www.elpida.com  
©Elpida Memory, Inc. 2007-2008  

与EDE2508AEBG-6E-E相关器件

型号 品牌 获取价格 描述 数据表
EDE2508AEBG-8E-E ELPIDA

获取价格

256M bits DDR2 SDRAM
EDE2516AASE ELPIDA

获取价格

256M bits DDR2 SDRAM
EDE2516AASE-4A-E ELPIDA

获取价格

256M bits DDR2 SDRAM
EDE2516AASE-4C-E ELPIDA

获取价格

256M bits DDR2 SDRAM
EDE2516AASE-5C-E ELPIDA

获取价格

256M bits DDR2 SDRAM
EDE2516AASE-6E-E ELPIDA

获取价格

256M bits DDR2 SDRAM
EDE2516AASE-AE ELPIDA

获取价格

256M bits DDR2 SDRAM for HYPER DIMM
EDE2516AASE-AE-E ELPIDA

获取价格

256M bits DDR2 SDRAM for HYPER DIMM
EDE2516AASE-BE ELPIDA

获取价格

256M bits DDR2 SDRAM for HYPER DIMM
EDE2516AASE-BE-E ELPIDA

获取价格

256M bits DDR2 SDRAM for HYPER DIMM