5秒后页面跳转
EDE2508ABSE PDF预览

EDE2508ABSE

更新时间: 2024-09-17 22:30:39
品牌 Logo 应用领域
尔必达 - ELPIDA 动态存储器双倍数据速率
页数 文件大小 规格书
66页 680K
描述
256M bits DDR2 SDRAM

EDE2508ABSE 数据手册

 浏览型号EDE2508ABSE的Datasheet PDF文件第2页浏览型号EDE2508ABSE的Datasheet PDF文件第3页浏览型号EDE2508ABSE的Datasheet PDF文件第4页浏览型号EDE2508ABSE的Datasheet PDF文件第5页浏览型号EDE2508ABSE的Datasheet PDF文件第6页浏览型号EDE2508ABSE的Datasheet PDF文件第7页 
PRELIMINARY DATA SHEET  
256M bits DDR2 SDRAM  
EDE2508ABSE (32M words × 8 bits)  
EDE2516ABSE (16M words × 16 bits)  
Features  
Description  
The EDE2508ABSE is a 256M bits DDR2 SDRAM  
Power supply: VDD, VDDQ = 1.8V ± 0.1V  
organized as 8,388,608 words × 8 bits × 4 banks.  
It is packaged in 60-ball FBGA (µBGA) package.  
Double-data-rate architecture: two data transfers per  
clock cycle  
Bi-directional, differential data strobe (DQS and  
/DQS) is transmitted/received with data, to be used in  
capturing data at the receiver  
The EDE2516ABSE is a 256M bits DDR2 SDRAM  
organized as 4,194,304 words × 16 bits × 4 banks.  
It is packaged in 84-ball FBGA (µBGA) package.  
DQS is edge aligned with data for READs: center-  
aligned with data for WRITEs  
Differential clock inputs (CK and /CK)  
DLL aligns DQ and DQS transitions with CK  
transitions  
Commands entered on each positive CK edge: data  
and data mask referenced to both edges of DQS  
Four internal banks for concurrent operation  
Data mask (DM) for write data  
Burst lengths: 4, 8  
/CAS Latency (CL): 4, 5  
Auto precharge operation for each burst access  
Auto refresh and self refresh modes  
Average refresh period  
7.8µs at 0°C TC ≤ +85°C  
3.9µs at +85°C < TC ≤ +95°C  
SSTL_18 compatible I/O  
Posted CAS by programmable additive latency for  
better command and data bus efficiency  
Off-Chip-Driver Impedance Adjustment and On-Die-  
Termination for better signal quality  
Programmable RDQS, /RDQS output for making × 8  
organization compatible to × 4 organization  
/DQS, (/RDQS) can be disabled for single-ended  
Data Strobe operation.  
FBGA (µBGA) package with lead free solder  
(Sn-Ag-Cu)  
Document No. E0573E30 (Ver. 3.0)  
Date Published May 2005 (K) Japan  
Printed in Japan  
URL: http://www.elpida.com  
Elpida Memory, Inc. 2004-2005  

与EDE2508ABSE相关器件

型号 品牌 获取价格 描述 数据表
EDE2508ABSE-5C-E ELPIDA

获取价格

256M bits DDR2 SDRAM
EDE2508ABSE-6C-E ELPIDA

获取价格

256M bits DDR2 SDRAM
EDE2508ABSE-6E-E ELPIDA

获取价格

256M bits DDR2 SDRAM
EDE2508ABSE-GE ELPIDA

获取价格

256M bits DDR2 SDRAM for HYPER DIMM
EDE2508ABSE-GE-E ELPIDA

获取价格

256M bits DDR2 SDRAM for HYPER DIMM
EDE2508ACBG-8E-E ELPIDA

获取价格

DDR DRAM, 32MX8, 0.4ns, CMOS, PBGA60, ROHS COMPLIANT, FBGA-60
EDE2508ACSE ELPIDA

获取价格

256M bits DDR2 SDRAM
EDE2508ACSE-5C-E ELPIDA

获取价格

256M bits DDR2 SDRAM
EDE2508ACSE-6E-E ELPIDA

获取价格

256M bits DDR2 SDRAM
EDE2508ACSE-8E-E ELPIDA

获取价格

256M bits DDR2 SDRAM