Datasheet > EDE1116AJBG

EDE1116AJBG

更新时间： 2024-11-07 11:53:31

品牌	Logo	应用领域
尔必达 - ELPIDA		动态存储器双倍数据速率
页数	文件大小	规格书
75页	556K
描述
1G bits DDR2 SDRAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

EDE1116AJBG 数据手册

DATA SHEET

1G bits DDR2 SDRAM

EDE1108AJBG (128M words × 8 bits)

EDE1116AJBG (64M words × 16 bits)

Features

Specifications

• Density: 1G bits

• Double-data-rate architecture; two data transfers per

clock cycle

• Organization

• The high-speed data transfer is realized by the 4 bits

prefetch pipelined architecture

16M words × 8 bits × 8 banks (EDE1108AJBG)

8M words × 16 bits × 8 banks (EDE1116AJBG)

• Package

• Bi-directional differential data strobe (DQS and /DQS)

is transmitted/received with data for capturing data at

the receiver

60-ball FBGA (EDE1108AJBG)

84-ball FBGA (EDE1116AJBG)

Lead-free (RoHS compliant) and Halogen-free

• Power supply: VDD, VDDQ = 1.8V ± 0.1V

• Data rate

• DQS is edge-aligned with data for READs; center-

aligned with data for WRITEs

• Differential clock inputs (CK and /CK)

• DLL aligns DQ and DQS transitions with CK

transitions

800Mbps (max.)

• Commands entered on each positive CK edge; data

and data mask referenced to both edges of DQS

• 1KB page size (EDE1108AJBG)

Row address: A0 to A13

• Data mask (DM) for write data

Column address: A0 to A9

• 2KB page size (EDE1116AJBG)

Row address: A0 to A12

• Posted /CAS by programmable additive latency for

better command and data bus efficiency

• Programmable RDQS, /RDQS output for making × 8

organization compatible to × 4 organization

Column address: A0 to A9

• Eight internal banks for concurrent operation

• Interface: SSTL_18

• /DQS, (/RDQS) can be disabled for single-ended

Data Strobe operation

• Burst lengths (BL): 4, 8

• Off-Chip Driver (OCD) impedance adjustment is not

supported.

• Burst type (BT):

Sequential (4, 8)

Interleave (4, 8)

• /CAS Latency (CL): 3, 4, 5, 6

• Precharge: auto precharge option for each burst

access

• Driver strength: normal, weak

• Refresh: auto-refresh, self-refresh

• Refresh cycles: 8192 cycles/64ms

Average refresh period

7.8µs at 0°C ≤ TC ≤ +85°C

3.9µs at +85°C < TC ≤ +95°C

• Operating case temperature range

TC = 0°C to +95°C

Document No. E1732E21 (Ver.2.1)

Date Published September 2011 (K) Japan

Printed in Japan

URL: http://www.elpida.com

Elpida Memory, Inc. 2010-2011

12 3 4 5 6 7...75

中文翻译

下载PDF

与EDE1116AJBG相关器件

型号	品牌	获取价格	描述	数据表
EDE1116AJBG-1	ELPIDA	获取价格	1G bits DDR2 SDRAM
EDE1116AJBG-1J-F	ELPIDA	获取价格	1G bits DDR2 SDRAM
EDE1116AJBG-8E-F	ELPIDA	获取价格	1G bits DDR2 SDRAM
EDE1116BEBG	ELPIDA	获取价格	1G bits DDR2 SDRAM
EDE1116BEBG-6G-F	ELPIDA	获取价格	1G bits DDR2 SDRAM
EDE1144	ETC	获取价格	Keypad Encoder IC
EDE-1144	ETC	获取价格	Keypad Encoder IC
EDE1200	ETC	获取价格	Unipolar Stepper Motor IC
EDE1204	ETC	获取价格	Bi-Polar Stepper Motor IC
EDE12400	ETC	获取价格	BI-POLAR CHOPPER STEPPER MOTOR CONTROL MODULE