5秒后页面跳转
EDE1116AGBG-6E-F PDF预览

EDE1116AGBG-6E-F

更新时间: 2024-09-18 14:49:59
品牌 Logo 应用领域
尔必达 - ELPIDA 动态存储器双倍数据速率内存集成电路
页数 文件大小 规格书
78页 767K
描述
DDR DRAM, 64MX16, 0.45ns, CMOS, PBGA84, ROHS COMPLIANT, FBGA-84

EDE1116AGBG-6E-F 技术参数

生命周期:Obsolete零件包装代码:BGA
包装说明:TFBGA,针数:84
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.32.00.32风险等级:5.41
Is Samacsys:N访问模式:MULTI BANK PAGE BURST
最长访问时间:0.45 ns其他特性:AUTO/SELF REFRESH
JESD-30 代码:R-PBGA-B84长度:12.5 mm
内存密度:1073741824 bit内存集成电路类型:DDR DRAM
内存宽度:16功能数量:1
端口数量:1端子数量:84
字数:67108864 words字数代码:64000000
工作模式:SYNCHRONOUS最高工作温度:95 °C
最低工作温度:组织:64MX16
封装主体材料:PLASTIC/EPOXY封装代码:TFBGA
封装形状:RECTANGULAR封装形式:GRID ARRAY, THIN PROFILE, FINE PITCH
认证状态:Not Qualified座面最大高度:1.2 mm
自我刷新:YES最大供电电压 (Vsup):1.9 V
最小供电电压 (Vsup):1.7 V标称供电电压 (Vsup):1.8 V
表面贴装:YES技术:CMOS
温度等级:OTHER端子形式:BALL
端子节距:0.8 mm端子位置:BOTTOM
宽度:8 mmBase Number Matches:1

EDE1116AGBG-6E-F 数据手册

 浏览型号EDE1116AGBG-6E-F的Datasheet PDF文件第2页浏览型号EDE1116AGBG-6E-F的Datasheet PDF文件第3页浏览型号EDE1116AGBG-6E-F的Datasheet PDF文件第4页浏览型号EDE1116AGBG-6E-F的Datasheet PDF文件第5页浏览型号EDE1116AGBG-6E-F的Datasheet PDF文件第6页浏览型号EDE1116AGBG-6E-F的Datasheet PDF文件第7页 
PRELIMINARY DATA SHEET  
1G bits DDR2 SDRAM  
EDE1108AGBG (128M words × 8 bits)  
EDE1116AGBG (64M words × 16 bits)  
Features  
Specifications  
Density: 1G bits  
Double-data-rate architecture; two data transfers per  
clock cycle  
Organization  
The high-speed data transfer is realized by the 4 bits  
prefetch pipelined architecture  
16M words × 8 bits × 8 banks (EDE1108AGBG)  
8M words × 16 bits × 8 banks (EDE1116AGBG)  
Package  
Bi-directional differential data strobe (DQS and /DQS)  
is transmitted/received with data for capturing data at  
the receiver  
60-ball FBGA (EDE1108AGBG)  
84-ball FBGA (EDE1116AGBG)  
Lead-free (RoHS compliant) and Halogen-free  
Power supply: VDD, VDDQ = 1.8V ± 0.1V  
Data rate  
DQS is edge-aligned with data for READs; center-  
aligned with data for WRITEs  
Differential clock inputs (CK and /CK)  
DLL aligns DQ and DQS transitions with CK  
transitions  
800Mbps/667Mbps (max.)  
1KB page size (EDE1108AGBG)  
Row address: A0 to A13  
Commands entered on each positive CK edge; data  
and data mask referenced to both edges of DQS  
Data mask (DM) for write data  
Column address: A0 to A9  
2KB page size (EDE1116AGBG)  
Row address: A0 to A12  
Posted /CAS by programmable additive latency for  
better command and data bus efficiency  
Programmable RDQS, /RDQS output for making × 8  
organization compatible to × 4 organization  
Column address: A0 to A9  
Eight internal banks for concurrent operation  
Interface: SSTL_18  
/DQS, (/RDQS) can be disabled for single-ended  
Data Strobe operation  
Burst lengths (BL): 4, 8  
DLL-off mode support  
Burst type (BT):  
133MHz max, CL = 3, ODT disabled  
Sequential (4, 8)  
Off-Chip Driver (OCD) impedance adjustment is not  
supported.  
Interleave (4, 8)  
/CAS Latency (CL): 3, 4, 5, 6  
Precharge: auto precharge option for each burst  
access  
Driver strength: normal, weak  
Refresh: auto-refresh, self-refresh  
Refresh cycles: 8192 cycles/64ms  
Average refresh period  
7.8µs at 0°C TC ≤ +85°C  
3.9µs at +85°C < TC ≤ +95°C  
Operating case temperature range  
TC = 0°C to +95°C  
Document No. E1472E10 (Ver.1.0)  
Date Published March 2009 (K) Japan  
Printed in Japan  
URL: http://www.elpida.com  
Elpida Memory, Inc. 2009  

与EDE1116AGBG-6E-F相关器件

型号 品牌 获取价格 描述 数据表
EDE1116AGBG-8E-F ELPIDA

获取价格

DDR DRAM, 64MX16, 0.4ns, CMOS, PBGA84, ROHS COMPLIANT, FBGA-84
EDE1116AJBG ELPIDA

获取价格

1G bits DDR2 SDRAM
EDE1116AJBG-1 ELPIDA

获取价格

1G bits DDR2 SDRAM
EDE1116AJBG-1J-F ELPIDA

获取价格

1G bits DDR2 SDRAM
EDE1116AJBG-8E-F ELPIDA

获取价格

1G bits DDR2 SDRAM
EDE1116BEBG ELPIDA

获取价格

1G bits DDR2 SDRAM
EDE1116BEBG-6G-F ELPIDA

获取价格

1G bits DDR2 SDRAM
EDE1144 ETC

获取价格

Keypad Encoder IC
EDE-1144 ETC

获取价格

Keypad Encoder IC
EDE1200 ETC

获取价格

Unipolar Stepper Motor IC