5秒后页面跳转
EDE1108AEBG-8E-F PDF预览

EDE1108AEBG-8E-F

更新时间: 2024-11-07 06:55:55
品牌 Logo 应用领域
尔必达 - ELPIDA 存储内存集成电路动态存储器双倍数据速率时钟
页数 文件大小 规格书
78页 623K
描述
1G bits DDR2 SDRAM

EDE1108AEBG-8E-F 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:BGA包装说明:TFBGA, BGA60,9X11,32
针数:60Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.32.00.32
风险等级:5.67Is Samacsys:N
访问模式:MULTI BANK PAGE BURST最长访问时间:0.4 ns
其他特性:AUTO/SELF REFRESH最大时钟频率 (fCLK):400 MHz
I/O 类型:COMMON交错的突发长度:4,8
JESD-30 代码:R-PBGA-B60长度:11.5 mm
内存密度:1073741824 bit内存集成电路类型:DDR DRAM
内存宽度:8功能数量:1
端口数量:1端子数量:60
字数:134217728 words字数代码:128000000
工作模式:SYNCHRONOUS最高工作温度:85 °C
最低工作温度:组织:128MX8
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:TFBGA封装等效代码:BGA60,9X11,32
封装形状:RECTANGULAR封装形式:GRID ARRAY
峰值回流温度(摄氏度):NOT SPECIFIED电源:1.8 V
认证状态:Not Qualified刷新周期:8192
座面最大高度:1.2 mm自我刷新:YES
连续突发长度:4,8子类别:DRAMs
最大压摆率:0.29 mA最大供电电压 (Vsup):1.9 V
最小供电电压 (Vsup):1.7 V标称供电电压 (Vsup):1.8 V
表面贴装:YES技术:CMOS
温度等级:OTHER端子形式:BALL
端子节距:0.8 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:8 mm
Base Number Matches:1

EDE1108AEBG-8E-F 数据手册

 浏览型号EDE1108AEBG-8E-F的Datasheet PDF文件第2页浏览型号EDE1108AEBG-8E-F的Datasheet PDF文件第3页浏览型号EDE1108AEBG-8E-F的Datasheet PDF文件第4页浏览型号EDE1108AEBG-8E-F的Datasheet PDF文件第5页浏览型号EDE1108AEBG-8E-F的Datasheet PDF文件第6页浏览型号EDE1108AEBG-8E-F的Datasheet PDF文件第7页 
PRELIMINARY DATA SHEET  
1G bits DDR2 SDRAM  
EDE1108AEBG (128M words × 8 bits)  
EDE1116AEBG (64M words × 16 bits)  
Features  
Specifications  
Density: 1G bits  
Organization  
Double-data-rate architecture; two data transfers per  
clock cycle  
The high-speed data transfer is realized by the 4 bits  
prefetch pipelined architecture  
16M words × 8 bits × 8 banks (EDE1108AEBG)  
8M words × 16 bits × 8 banks (EDE1116AEBG)  
Package  
60-ball FBGA (EDE1108AEBG)  
84-ball FBGA (EDE1116AEBG)  
Lead-free (RoHS compliant) and Halogen-free  
Power supply: VDD, VDDQ = 1.8V 0.1V  
Data rate  
800Mbps/667Mbps (max.)  
1KB page size (EDE1108AEBG)  
Row address: A0 to A13  
Column address: A0 to A9  
2KB page size (EDE1116AEBG)  
Row address: A0 to A12  
Column address: A0 to A9  
Eight internal banks for concurrent operation  
Interface: SSTL_18  
Bi-directional differential data strobe (DQS and /DQS)  
is transmitted/received with data for capturing data at  
the receiver  
DQS is edge-aligned with data for READs; center-  
aligned with data for WRITEs  
Differential clock inputs (CK and /CK)  
DLL aligns DQ and DQS transitions with CK  
transitions  
Commands entered on each positive CK edge; data  
and data mask referenced to both edges of DQS  
Data mask (DM) for write data  
Posted /CAS by programmable additive latency for  
better command and data bus efficiency  
Off-Chip-Driver Impedance Adjustment and On-Die-  
Termination for better signal quality  
Programmable RDQS, /RDQS output for making × 8  
organization compatible to × 4 organization  
Burst lengths (BL): 4, 8  
Burst type (BT):  
/DQS, (/RDQS) can be disabled for single-ended  
Data Strobe operation  
Sequential (4, 8)  
Interleave (4, 8)  
/CAS Latency (CL): 3, 4, 5, 6  
Precharge: auto precharge option for each burst  
access  
Driver strength: normal/weak  
Refresh: auto-refresh, self-refresh  
Refresh cycles: 8192 cycles/64ms  
Average refresh period  
7.8μs at 0°C TC ≤ +85°C  
3.9μs at +85°C < TC ≤ +95°C  
Operating case temperature range  
TC = 0°C to +95°C  
Document No. E1228E20 (Ver. 2.0)  
Date Published January 2008 (K) Japan  
Printed in Japan  
URL: http://www.elpida.com  
©Elpida Memory, Inc. 2007-2008  

与EDE1108AEBG-8E-F相关器件

型号 品牌 获取价格 描述 数据表
EDE1108AESE ELPIDA

获取价格

1G bits DDR2 SDRAM
EDE1108AESE-6E-E ELPIDA

获取价格

1G bits DDR2 SDRAM
EDE1108AESE-6E-F ELPIDA

获取价格

1G bits DDR2 SDRAM
EDE1108AESE-8E-E ELPIDA

获取价格

1G bits DDR2 SDRAM
EDE1108AESE-8E-F ELPIDA

获取价格

1G bits DDR2 SDRAM
EDE1108AFBG ELPIDA

获取价格

1G bits DDR2 SDRAM
EDE1108AFBG-6E-F ELPIDA

获取价格

1G bits DDR2 SDRAM
EDE1108AFBG-8E-F ELPIDA

获取价格

1G bits DDR2 SDRAM
EDE1108AFBG-8G-F ELPIDA

获取价格

1G bits DDR2 SDRAM
EDE1108AFSE ELPIDA

获取价格

1G bits DDR2 SDRAM