5秒后页面跳转
EDD51163DBH-LS PDF预览

EDD51163DBH-LS

更新时间: 2024-11-09 06:55:55
品牌 Logo 应用领域
尔必达 - ELPIDA 双倍数据速率
页数 文件大小 规格书
60页 759K
描述
512M bits DDR Mobile RAM™ WTR (Wide Temperature Range), Low Power Function

EDD51163DBH-LS 数据手册

 浏览型号EDD51163DBH-LS的Datasheet PDF文件第2页浏览型号EDD51163DBH-LS的Datasheet PDF文件第3页浏览型号EDD51163DBH-LS的Datasheet PDF文件第4页浏览型号EDD51163DBH-LS的Datasheet PDF文件第5页浏览型号EDD51163DBH-LS的Datasheet PDF文件第6页浏览型号EDD51163DBH-LS的Datasheet PDF文件第7页 
PRELIMINARY DATA SHEET  
512M bits DDR Mobile RAM  
WTR (Wide Temperature Range), Low Power Function  
EDD51163DBH-LS (32M words × 16 bits)  
Specifications  
Features  
Density: 512M bits  
Organization: 8M words × 16 bits × 4 banks  
DLL is not implemented  
Low power consumption  
Package: 60-ball FBGA  
Partial Array Self-Refresh (PASR)  
Lead-free (RoHS compliant) and Halogen-free  
Power supply: VDD, VDDQ = 1.7V to 1.95V  
Data rate: 400Mbps/333Mbps (max.)  
2KB page size  
Row address: A0 to A12  
Column address: A0 to A9  
Four internal banks for concurrent operation  
Interface: LVCMOS  
Burst lengths (BL): 2, 4, 8, 16  
Burst type (BT):  
Auto Temperature Compensated Self-Refresh  
(ATCSR) by built-in temperature sensor  
Deep power-down mode  
Double-data-rate architecture; two data transfers per  
one clock cycle  
The high-speed data transfer is realized by the 2 bits  
prefetch pipelined architecture  
Bi-directional data strobe (DQS) is transmitted  
/received with data for capturing data at the receiver.  
Data inputs, outputs, and DM are synchronized with  
DQS  
DQS is edge-aligned with data for READs; center-  
Sequential (2, 4, 8, 16)  
Interleave (2, 4, 8, 16)  
/CAS Latency (CL): 3  
aligned with data for WRITEs  
Differential clock inputs (CK and /CK)  
Commands entered on each positive CK edge: data  
Precharge: auto precharge option for each burst  
and data mask referenced to both edges of DQS  
access  
Data mask (DM) for write data  
Driver strength: normal, 1/2, 1/4, 1/8  
Refresh: auto-refresh, self-refresh  
Refresh cycles: 8192 cycles/64ms  
Average refresh period: 7.8µs  
Operating ambient temperature range  
TA = 25°C to +85°C  
Burst termination by burst stop command and  
precharge command  
Wide temperature range  
TA = 25°C to +85°C  
Document No. E1433E30 (Ver. 3.0)  
Date Published October 2009 (K) Japan  
Printed in Japan  
URL: http://www.elpida.com  
Elpida Memory, Inc. 2008-2009  

与EDD51163DBH-LS相关器件

型号 品牌 获取价格 描述 数据表
EDD5116ADTA ELPIDA

获取价格

512M bits DDR SDRAM
EDD5116ADTA-5C ELPIDA

获取价格

512M bits DDR SDRAM
EDD5116ADTA-5CLI-E ELPIDA

获取价格

512M bits DDR SDRAM WTR (Wide Temperature Range)
EDD5116ADTA-6B ELPIDA

获取价格

512M bits DDR SDRAM
EDD5116ADTA-6B-E ELPIDA

获取价格

512M bits DDR SDRAM
EDD5116ADTA-6BL ELPIDA

获取价格

512M bits DDR SDRAM
EDD5116ADTA-6BL-E ELPIDA

获取价格

512M bits DDR SDRAM
EDD5116ADTA-6BLI ELPIDA

获取价格

512M bits DDR SDRAM WTR (Wide Temperature Range)
EDD5116ADTA-6BTI ELPIDA

获取价格

512M bits DDR SDRAM WTR (Wide Temperature Range)
EDD5116ADTA-7A ELPIDA

获取价格

512M bits DDR SDRAM