5秒后页面跳转
EDD1232AAFA-6B-E PDF预览

EDD1232AAFA-6B-E

更新时间: 2024-09-16 22:05:11
品牌 Logo 应用领域
尔必达 - ELPIDA 动态存储器双倍数据速率
页数 文件大小 规格书
50页 583K
描述
128M bits DDR SDRAM (4M words x 32 bits)

EDD1232AAFA-6B-E 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:QFP包装说明:LQFP, QFP100,.63X.87
针数:100Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.32.00.02
风险等级:5.31访问模式:FOUR BANK PAGE BURST
最长访问时间:0.7 ns其他特性:AUTO/SELF REFRESH
最大时钟频率 (fCLK):166 MHzI/O 类型:COMMON
交错的突发长度:2,4,8JESD-30 代码:R-PQFP-G100
JESD-609代码:e6长度:20 mm
内存密度:134217728 bit内存集成电路类型:DDR DRAM
内存宽度:32功能数量:1
端口数量:1端子数量:100
字数:4194304 words字数代码:4000000
工作模式:SYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:4MX32
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:LQFP封装等效代码:QFP100,.63X.87
封装形状:RECTANGULAR封装形式:FLATPACK, LOW PROFILE
峰值回流温度(摄氏度):260电源:2.5 V
认证状态:Not Qualified刷新周期:4096
座面最大高度:1.7 mm自我刷新:YES
连续突发长度:2,4,8最大待机电流:0.02 A
子类别:DRAMs最大压摆率:0.38 mA
最大供电电压 (Vsup):2.7 V最小供电电压 (Vsup):2.3 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Bismuth (Sn/Bi)端子形式:GULL WING
端子节距:0.65 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:14 mm
Base Number Matches:1

EDD1232AAFA-6B-E 数据手册

 浏览型号EDD1232AAFA-6B-E的Datasheet PDF文件第2页浏览型号EDD1232AAFA-6B-E的Datasheet PDF文件第3页浏览型号EDD1232AAFA-6B-E的Datasheet PDF文件第4页浏览型号EDD1232AAFA-6B-E的Datasheet PDF文件第5页浏览型号EDD1232AAFA-6B-E的Datasheet PDF文件第6页浏览型号EDD1232AAFA-6B-E的Datasheet PDF文件第7页 
DATA SHEET  
128M bits DDR SDRAM  
EDD1232AAFA (4M words × 32 bits)  
Description  
Features  
The EDD1232AAFA is a 128M bits DDR SDRAM  
organized as 1,048,576 words × 32 bits × 4 banks.  
Read and write operations are performed at the cross  
points of the CK and the /CK. This high-speed data  
transfer is realized by the 2 bits prefetch-pipelined  
architecture. Data strobe (DQS) both for read and  
write are available for high speed and reliable data bus  
design. By setting extended mode register, the on-chip  
Delay Locked Loop (DLL) can be set enable or disable.  
Power supply: VDDQ = 2.5V ± 0.2V  
: VDD = 2.5V ± 0.2V  
Data rate: 333Mbps/266Mbps (max.)  
Double Data Rate architecture; two data transfers per  
clock cycle  
Bi-directional, data strobe (DQS) is transmitted  
/received with data, to be used in capturing data at  
the receiver  
Data inputs, outputs, and DM are synchronized with  
It is packaged in 100-pin plastic LQFP package.  
DQS  
4 internal banks for concurrent operation  
DQS is edge aligned with data for READs; center  
aligned with data for WRITEs  
Differential clock inputs (CK and /CK)  
DLL aligns DQ and DQS transitions with CK  
transitions  
Commands entered on each positive CK edge; data  
and data mask referenced to both edges of DQS  
Data mask (DM) for write data  
Auto precharge option for each burst access  
SSTL_2 compatible I/O  
Programmable burst length (BL): 2, 4, 8  
Programmable /CAS latency (CL): 2, 2.5, 3  
Programmable output driver strength: half/weak  
Refresh cycles: 4096 refresh cycles/32ms  
7.8µs maximum average periodic refresh interval  
2 variations of refresh  
Auto refresh  
Self refresh  
LQFP package with lead free solder (Sn-Bi)  
RoHS compliant  
Document No. E0432E50 (Ver.5.0)  
Date Published June 2005 (K) Japan  
Printed in Japan  
URL: http://www.elpida.com  
Elpida Memory, Inc. 2003-2005  

EDD1232AAFA-6B-E 替代型号

型号 品牌 替代类型 描述 数据表
EDD1232AAFA-7A-E ELPIDA

功能相似

128M bits DDR SDRAM (4M words x 32 bits)

与EDD1232AAFA-6B-E相关器件

型号 品牌 获取价格 描述 数据表
EDD1232AAFA-7A-E ELPIDA

获取价格

128M bits DDR SDRAM (4M words x 32 bits)
EDD1232AAFA-7B-E ELPIDA

获取价格

DDR DRAM, 4MX32, 0.75ns, CMOS, PQFP100, LEAD FREE, PLASTIC, LQFP-100
EDD1232ABBH ELPIDA

获取价格

128M bits DDR SDRAM
EDD1232ABBH-5C-E ELPIDA

获取价格

128M bits DDR SDRAM
EDD1232ACBH ELPIDA

获取价格

128M bits DDR SDRAM
EDD1232ACBH-5B-F ELPIDA

获取价格

128M bits DDR SDRAM
EDD1232ACBH-6B ELPIDA

获取价格

128M bits DDR SDRAM
EDD1232ACBH-6B-F ELPIDA

获取价格

128M bits DDR SDRAM
EDD20323ABH-6ELS-F ELPIDA

获取价格

DDR DRAM, 64MX32, 5ns, CMOS, PBGA90, ROHS COMPLIANT, FBGA-90
EDD2504AJTA ELPIDA

获取价格

256M bits DDR SDRAM