5秒后页面跳转
EDD10323BBH-6ELS-F PDF预览

EDD10323BBH-6ELS-F

更新时间: 2024-01-28 02:38:45
品牌 Logo 应用领域
尔必达 - ELPIDA 存储内存集成电路动态存储器双倍数据速率
页数 文件大小 规格书
60页 762K
描述
1G bits DDR Mobile RAM™ WTR (Wide Temperature Range), Low Power Function

EDD10323BBH-6ELS-F 技术参数

生命周期:Obsolete零件包装代码:BGA
包装说明:VFBGA,针数:90
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.32.00.32风险等级:5.82
Is Samacsys:N访问模式:FOUR BANK PAGE BURST
最长访问时间:5 ns其他特性:AUTO/SELF REFRESH
JESD-30 代码:R-PBGA-B90JESD-609代码:e1
长度:13 mm内存密度:1073741824 bit
内存集成电路类型:DDR DRAM内存宽度:32
功能数量:1端口数量:1
端子数量:90字数:33554432 words
字数代码:32000000工作模式:SYNCHRONOUS
最高工作温度:85 °C最低工作温度:-25 °C
组织:32MX32封装主体材料:PLASTIC/EPOXY
封装代码:VFBGA封装形状:RECTANGULAR
封装形式:GRID ARRAY, VERY THIN PROFILE, FINE PITCH认证状态:Not Qualified
座面最大高度:1 mm自我刷新:YES
最大供电电压 (Vsup):1.95 V最小供电电压 (Vsup):1.7 V
标称供电电压 (Vsup):1.8 V表面贴装:YES
技术:CMOS温度等级:OTHER
端子面层:TIN SILVER COPPER端子形式:BALL
端子节距:0.8 mm端子位置:BOTTOM
宽度:9 mmBase Number Matches:1

EDD10323BBH-6ELS-F 数据手册

 浏览型号EDD10323BBH-6ELS-F的Datasheet PDF文件第2页浏览型号EDD10323BBH-6ELS-F的Datasheet PDF文件第3页浏览型号EDD10323BBH-6ELS-F的Datasheet PDF文件第4页浏览型号EDD10323BBH-6ELS-F的Datasheet PDF文件第5页浏览型号EDD10323BBH-6ELS-F的Datasheet PDF文件第6页浏览型号EDD10323BBH-6ELS-F的Datasheet PDF文件第7页 
PRELIMINARY DATA SHEET  
1G bits DDR Mobile RAM  
WTR (Wide Temperature Range), Low Power Function  
EDD10323BBH-LS (32M words × 32 bits)  
Specifications  
Features  
Density: 1G bits  
Organization: 8M words × 32 bits × 4 banks  
DLL is not implemented  
Low power consumption  
Package: 90-ball FBGA  
Partial Array Self-Refresh (PASR)  
Lead-free (RoHS compliant) and Halogen-free  
Power supply: VDD, VDDQ = 1.7V to 1.95V  
Data rate: 400Mbps/333Mbps (max.)  
4KB page size  
Row address: A0 to A12  
Column address: A0 to A9  
Four internal banks for concurrent operation  
Interface: LVCMOS  
Burst lengths (BL): 2, 4, 8, 16  
Burst type (BT):  
Auto Temperature Compensated Self-Refresh  
(ATCSR) by built-in temperature sensor  
Deep power-down mode  
Double-data-rate architecture; two data transfers per  
one clock cycle  
The high-speed data transfer is realized by the 2 bits  
prefetch pipelined architecture  
Bi-directional data strobe (DQS) is transmitted  
/received with data for capturing data at the receiver.  
Data inputs, outputs, and DM are synchronized with  
DQS  
DQS is edge-aligned with data for READs; center-  
Sequential (2, 4, 8, 16)  
Interleave (2, 4, 8, 16)  
/CAS Latency (CL): 3  
aligned with data for WRITEs  
Differential clock inputs (CK and /CK)  
Commands entered on each positive CK edge: data  
Precharge: auto precharge option for each burst  
and data mask referenced to both edges of DQS  
access  
Data mask (DM) for write data  
Driver strength: normal, 1/2, 1/4, 1/8  
Refresh: auto-refresh, self-refresh  
Refresh cycles: 8192 cycles/64ms  
Average refresh period: 7.8µs  
Operating ambient temperature range  
TA = 25°C to +85°C  
Burst termination by burst stop command and  
precharge command  
Wide temperature range  
TA = 25°C to +85°C  
Document No. E1435E20 (Ver. 2.0)  
Date Published October 2009 (K) Japan  
Printed in Japan  
URL: http://www.elpida.com  
Elpida Memory, Inc. 2008-2009  

与EDD10323BBH-6ELS-F相关器件

型号 品牌 描述 获取价格 数据表
EDD10323BBH-LS ELPIDA 1G bits DDR Mobile RAM™ WTR (Wide Temperature

获取价格

EDD1204ALTA ELPIDA 128 M-bit Synchronous DRAM with Double Data Rate (4-bank, SSTL_2)

获取价格

EDD1204ALTA-1A ELPIDA 128 M-bit Synchronous DRAM with Double Data Rate (4-bank, SSTL_2)

获取价格

EDD1204ALTA-75 ELPIDA 128 M-bit Synchronous DRAM with Double Data Rate (4-bank, SSTL_2)

获取价格

EDD1204ALTA-7A ELPIDA 128 M-bit Synchronous DRAM with Double Data Rate (4-bank, SSTL_2)

获取价格

EDD1208ALTA ELPIDA 128 M-bit Synchronous DRAM with Double Data Rate (4-bank, SSTL_2)

获取价格