5秒后页面跳转
EBJ52UD6CASA-DJ-E PDF预览

EBJ52UD6CASA-DJ-E

更新时间: 2024-01-11 15:29:57
品牌 Logo 应用领域
尔必达 - ELPIDA 时钟动态存储器双倍数据速率内存集成电路
页数 文件大小 规格书
19页 224K
描述
DDR DRAM Module, 64MX64, 13.5ns, CMOS, ROHS COMPLIANT, SODIMM-204

EBJ52UD6CASA-DJ-E 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:DMA包装说明:DIMM, DIMM204,24
针数:204Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.32.00.36
风险等级:5.84访问模式:DUAL BANK PAGE BURST
最长访问时间:13.5 ns其他特性:AUTO/SELF REFRESH
最大时钟频率 (fCLK):667 MHzI/O 类型:COMMON
JESD-30 代码:R-XDMA-N204内存密度:4294967296 bit
内存集成电路类型:DDR DRAM MODULE内存宽度:64
功能数量:1端口数量:1
端子数量:204字数:67108864 words
字数代码:64000000工作模式:SYNCHRONOUS
最高工作温度:85 °C最低工作温度:
组织:64MX64输出特性:3-STATE
封装主体材料:UNSPECIFIED封装代码:DIMM
封装等效代码:DIMM204,24封装形状:RECTANGULAR
封装形式:MICROELECTRONIC ASSEMBLY峰值回流温度(摄氏度):NOT SPECIFIED
电源:1.5 V认证状态:Not Qualified
刷新周期:8192自我刷新:YES
最大待机电流:0.096 A子类别:DRAMs
最大压摆率:2.1 mA最大供电电压 (Vsup):1.575 V
最小供电电压 (Vsup):1.425 V标称供电电压 (Vsup):1.5 V
表面贴装:NO技术:CMOS
温度等级:OTHER端子形式:NO LEAD
端子节距:0.6 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIEDBase Number Matches:1

EBJ52UD6CASA-DJ-E 数据手册

 浏览型号EBJ52UD6CASA-DJ-E的Datasheet PDF文件第2页浏览型号EBJ52UD6CASA-DJ-E的Datasheet PDF文件第3页浏览型号EBJ52UD6CASA-DJ-E的Datasheet PDF文件第4页浏览型号EBJ52UD6CASA-DJ-E的Datasheet PDF文件第5页浏览型号EBJ52UD6CASA-DJ-E的Datasheet PDF文件第6页浏览型号EBJ52UD6CASA-DJ-E的Datasheet PDF文件第7页 
PRELIMINARY DATA SHEET  
512MB DDR3 SDRAM SO-DIMM  
EBJ52UD6CASA, EBJ52UD6BASA  
(64M words × 64 bits, 2 Ranks)  
Features  
Specifications  
Density: 512MB  
Organization  
64M words × 64 bits, 2 ranks  
Mounting 8 pieces of 512M bits DDR3 SDRAM  
sealed in FBGA  
Double-data-rate architecture; two data transfers per  
clock cycle  
The high-speed data transfer is realized by the 8 bits  
prefetch pipelined architecture  
Bi-directional differential data strobe (DQS and /DQS)  
is transmitted/received with data for capturing data at  
the receiver  
Package: 204-pin socket type small outline dual in  
line memory module (SO-DIMM)  
DQS is edge-aligned with data for READs; center-  
aligned with data for WRITEs  
PCB height: 30.0mm  
Lead pitch: 0.6mm  
Lead-free (RoHS compliant)  
Power supply: VDD = 1.5V 0.075V  
Data rate: 1333Mbps/1066Mbps/800Mbps (max.)  
Differential clock inputs (CK and /CK)  
DLL aligns DQ and DQS transitions with CK  
transitions  
Commands entered on each positive CK edge; data  
and data mask referenced to both edges of DQS  
Eight internal banks for concurrent operation  
(components)  
Data mask (DM) for write data  
Posted /CAS by programmable additive latency for  
better command and data bus efficiency  
Interface: SSTL_15  
Burst lengths (BL): 8 and 4 with Burst Chop (BC)  
/CAS Latency (CL): 5, 6, 7, 8, 9  
/CAS write latency (CWL): 5, 6  
On-Die-Termination (ODT) for better signal quality  
Synchronous ODT  
Dynamic ODT  
Asynchronous ODT  
Precharge: auto precharge option for each burst  
access  
Refresh: auto-refresh, self-refresh  
Refresh cycles  
Multi Purpose Register (MPR) for temperature read  
out  
ZQ calibration for DQ drive and ODT  
Programmable Partial Array Self-Refresh (PASR)  
/RESET pin for Power-up sequence and reset  
function  
Average refresh period  
7.8μs at 0°C TC ≤ +85°C  
3.9μs at +85°C < TC ≤ +95°C  
Operating case temperature range  
TC = 0°C to +95°C  
SRT range:  
Normal/extended  
Auto/manual self-refresh  
Programmable Output driver impedance control  
Document No. E1130E10 (Ver. 1.0)  
Date Published October 2007 (K) Japan  
Printed in Japan  
URL: http://www.elpida.com  
©Elpida Memory, Inc. 2007  

与EBJ52UD6CASA-DJ-E相关器件

型号 品牌 描述 获取价格 数据表
EBJ81UG8BAS0 ELPIDA 8GB DDR3 SDRAM SO-DIMM

获取价格

EBJ81UG8BAS0-DJ-F ELPIDA 8GB DDR3 SDRAM SO-DIMM

获取价格

EBJ81UG8BAS0-GN-F ELPIDA 8GB DDR3 SDRAM SO-DIMM

获取价格

EBJ81UG8BBU0 ELPIDA 8GB DDR3 SDRAM SO-DIMM

获取价格

EBJ81UG8BBU0-DJ-F ELPIDA 8GB DDR3 SDRAM SO-DIMM

获取价格

EBJ81UG8BBU0-GN-F ELPIDA 8GB DDR3 SDRAM SO-DIMM

获取价格