5秒后页面跳转
EBJ21UE8BDS0-AE-F PDF预览

EBJ21UE8BDS0-AE-F

更新时间: 2024-11-21 06:55:31
品牌 Logo 应用领域
尔必达 - ELPIDA 存储内存集成电路动态存储器双倍数据速率时钟
页数 文件大小 规格书
21页 212K
描述
2GB DDR3 SDRAM SO-DIMM

EBJ21UE8BDS0-AE-F 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:DMA包装说明:DIMM, DIMM204,24
针数:204Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.32.00.36
风险等级:5.84Is Samacsys:N
访问模式:DUAL BANK PAGE BURST其他特性:AUTO/SELF REFRESH
最大时钟频率 (fCLK):533 MHzI/O 类型:COMMON
JESD-30 代码:R-XDMA-N204长度:67.6 mm
内存密度:17179869184 bit内存集成电路类型:DRAM MODULE
内存宽度:64功能数量:1
端口数量:1端子数量:204
字数:268435456 words字数代码:256000000
工作模式:SYNCHRONOUS最高工作温度:85 °C
最低工作温度:组织:256MX64
输出特性:3-STATE封装主体材料:UNSPECIFIED
封装代码:DIMM封装等效代码:DIMM204,24
封装形状:RECTANGULAR封装形式:MICROELECTRONIC ASSEMBLY
峰值回流温度(摄氏度):NOT SPECIFIED电源:1.5 V
认证状态:Not Qualified刷新周期:8192
座面最大高度:3.8 mm自我刷新:YES
最大待机电流:0.208 A子类别:DRAMs
最大压摆率:2.64 mA最大供电电压 (Vsup):1.575 V
最小供电电压 (Vsup):1.425 V标称供电电压 (Vsup):1.5 V
表面贴装:NO技术:CMOS
温度等级:OTHER端子形式:NO LEAD
端子节距:0.6 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:30 mm
Base Number Matches:1

EBJ21UE8BDS0-AE-F 数据手册

 浏览型号EBJ21UE8BDS0-AE-F的Datasheet PDF文件第2页浏览型号EBJ21UE8BDS0-AE-F的Datasheet PDF文件第3页浏览型号EBJ21UE8BDS0-AE-F的Datasheet PDF文件第4页浏览型号EBJ21UE8BDS0-AE-F的Datasheet PDF文件第5页浏览型号EBJ21UE8BDS0-AE-F的Datasheet PDF文件第6页浏览型号EBJ21UE8BDS0-AE-F的Datasheet PDF文件第7页 
PRELIMINARY DATA SHEET  
2GB DDR3 SDRAM SO-DIMM  
EBJ21UE8BDS0 (256M words × 64 bits, 2 Ranks)  
Specifications  
Features  
Density: 2GB  
Double-data-rate architecture; two data transfers per  
clock cycle  
Organization  
The high-speed data transfer is realized by the 8 bits  
prefetch pipelined architecture  
256M words × 64 bits, 2 ranks  
Mounting 16 pieces of 1G bits DDR3 SDRAM sealed  
in FBGA  
Bi-directional differential data strobe (DQS and /DQS)  
is transmitted/received with data for capturing data at  
the receiver  
Package: 204-pin socket type small outline dual in  
line memory module (SO-DIMM)  
DQS is edge-aligned with data for READs; center-  
aligned with data for WRITEs  
PCB height: 30.0mm  
Lead pitch: 0.6mm  
Differential clock inputs (CK and /CK)  
Lead-free (RoHS compliant) and Halogen-free  
Power supply: VDD = 1.5V ± 0.075V  
Data rate: 1600Mbps/1333Mbps/1066Mbps (max.)  
DLL aligns DQ and DQS transitions with CK  
transitions  
Commands entered on each positive CK edge; data  
and data mask referenced to both edges of DQS  
Eight internal banks for concurrent operation  
(components)  
Data mask (DM) for write data  
Interface: SSTL_15  
Posted /CAS by programmable additive latency for  
better command and data bus efficiency  
Burst lengths (BL): 8 and 4 with Burst Chop (BC)  
/CAS Latency (CL): 6, 7, 8, 9, 10, 11  
/CAS write latency (CWL): 5, 6, 7, 8  
On-Die-Termination (ODT) for better signal quality  
Synchronous ODT  
Dynamic ODT  
Precharge: auto precharge option for each burst  
access  
Asynchronous ODT  
Refresh: auto-refresh, self-refresh  
Refresh cycles  
Multi Purpose Register (MPR) for temperature read  
out  
ZQ calibration for DQ drive and ODT  
Average refresh period  
7.8µs at 0°C TC ≤ +85°C  
3.9µs at +85°C < TC ≤ +95°C  
Programmable Partial Array Self-Refresh (PASR)  
/RESET pin for Power-up sequence and reset  
Operating case temperature range  
TC = 0°C to +95°C  
function  
SRT range:  
Normal/extended  
Programmable Output driver impedance control  
Document No. E1513E10 (Ver. 1.0)  
Date Published June 2009 (K) Japan  
Printed in Japan  
URL: http://www.elpida.com  
Elpida Memory, Inc. 2009  

与EBJ21UE8BDS0-AE-F相关器件

型号 品牌 获取价格 描述 数据表
EBJ21UE8BDS0-DJ-F ELPIDA

获取价格

2GB DDR3 SDRAM SO-DIMM
EBJ21UE8BDS0-GN-F ELPIDA

获取价格

2GB DDR3 SDRAM SO-DIMM
EBJ21UE8BDS1 ELPIDA

获取价格

2GB DDR3 SDRAM SO-DIMM
EBJ21UE8BDS1-AE-F ELPIDA

获取价格

2GB DDR3 SDRAM SO-DIMM
EBJ21UE8BDS1-DJ-F ELPIDA

获取价格

2GB DDR3 SDRAM SO-DIMM
EBJ21UE8BFU0 ELPIDA

获取价格

2GB DDR3 SDRAM SO-DIMM
EBJ21UE8BFU0-DJ-F ELPIDA

获取价格

2GB DDR3 SDRAM SO-DIMM
EBJ21UE8BFU0-GL-F ELPIDA

获取价格

2GB DDR3 SDRAM SO-DIMM
EBJ21UE8BFU0-GN-F ELPIDA

获取价格

2GB DDR3 SDRAM SO-DIMM
EBJ21UE8BFU1 ELPIDA

获取价格

2GB DDR3 SDRAM SO-DIMM