5秒后页面跳转
EBJ10RE8BAFT-DJ-E PDF预览

EBJ10RE8BAFT-DJ-E

更新时间: 2024-01-04 04:05:28
品牌 Logo 应用领域
尔必达 - ELPIDA 时钟动态存储器双倍数据速率内存集成电路
页数 文件大小 规格书
21页 225K
描述
DDR DRAM Module, 128MX72, CMOS, ROHS COMPLIANT, DIMM-240

EBJ10RE8BAFT-DJ-E 技术参数

是否Rohs认证: 符合生命周期:Obsolete
包装说明:DIMM, DIMM240,40Reach Compliance Code:compliant
风险等级:5.69最大时钟频率 (fCLK):667 MHz
I/O 类型:COMMONJESD-30 代码:R-PDMA-N240
内存密度:9663676416 bit内存宽度:72
端子数量:240字数:134217728 words
字数代码:128000000最高工作温度:95 °C
最低工作温度:组织:128MX72
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:DIMM封装等效代码:DIMM240,40
封装形状:RECTANGULAR封装形式:MICROELECTRONIC ASSEMBLY
电源:1.5 V认证状态:Not Qualified
刷新周期:8192最大待机电流:0.88 A
子类别:Other Memory ICs最大压摆率:3.5 mA
标称供电电压 (Vsup):1.5 V表面贴装:NO
技术:CMOS温度等级:OTHER
端子形式:NO LEAD端子节距:1 mm
端子位置:DUALBase Number Matches:1

EBJ10RE8BAFT-DJ-E 数据手册

 浏览型号EBJ10RE8BAFT-DJ-E的Datasheet PDF文件第2页浏览型号EBJ10RE8BAFT-DJ-E的Datasheet PDF文件第3页浏览型号EBJ10RE8BAFT-DJ-E的Datasheet PDF文件第4页浏览型号EBJ10RE8BAFT-DJ-E的Datasheet PDF文件第5页浏览型号EBJ10RE8BAFT-DJ-E的Datasheet PDF文件第6页浏览型号EBJ10RE8BAFT-DJ-E的Datasheet PDF文件第7页 
DATA SHEET  
1GB Registered DDR3 SDRAM DIMM  
EBJ10RE8BAFP  
EBJ10RE8BAFT  
(128M words × 72 bits, 1 Rank)  
Specifications  
Features  
Density: 1GB  
Double-data-rate architecture; two data transfers per  
clock cycle  
Organization  
The high-speed data transfer is realized by the 8 bits  
prefetch pipelined architecture  
128M words × 72 bits, 1 rank  
Mounting 9 pieces of 1G bits DDR3 SDRAM sealed  
in FBGA  
Bi-directional differential data strobe (DQS and /DQS)  
is transmitted/received with data for capturing data at  
the receiver  
Package: 240-pin socket type dual in line memory  
module (DIMM)  
DQS is edge-aligned with data for READs; center-  
aligned with data for WRITEs  
PCB height: 30.5mm (max.)  
Lead pitch: 1.0mm  
Differential clock inputs (CK and /CK)  
Lead-free (RoHS compliant)  
DLL aligns DQ and DQS transitions with CK  
transitions  
Power supply: VDD = 1.5V ± 0.075V  
Data rate: 1333Mbps/1066Mbps/800Mbps (max.)  
Commands entered on each positive CK edge; data  
and data mask referenced to both edges of DQS  
Eight internal banks for concurrent operation  
(components)  
Data mask (DM) for write data  
Interface: SSTL_15  
Posted /CAS by programmable additive latency for  
better command and data bus efficiency  
Burst lengths (BL): 8 and 4 with Burst Chop (BC)  
/CAS Latency (CL): 6, 7, 8, 9  
On-Die-Termination (ODT) for better signal quality  
Synchronous ODT  
/CAS write latency (CWL): 5, 6, 7  
Dynamic ODT  
Precharge: auto precharge option for each burst  
access  
Asynchronous ODT  
Refresh: auto-refresh, self-refresh  
Refresh cycles  
Multi Purpose Register (MPR) for temperature read  
out  
ZQ calibration for DQ drive and ODT  
Average refresh period  
7.8µs at 0°C TC ≤ +85°C  
3.9µs at +85°C < TC ≤ +95°C  
Programmable Partial Array Self-Refresh (PASR)  
/RESET pin for Power-up sequence and reset  
Operating case temperature range  
TC = 0°C to +95°C  
function  
SRT range:  
Normal/extended  
Auto/manual self-refresh  
Programmable Output driver impedance control  
1 piece of registering clock driver and 1 piece of  
serial EEPROM (256 bytes EEPROM) for Presence  
Detect (PD)  
Class B temperature sensor functionality with  
EEPROM  
Document No. E1219E40 (Ver. 4.0)  
Date Published December 2008 (K) Japan  
Printed in Japan  
URL: http://www.elpida.com  
Elpida Memory, Inc. 2007-2008  

与EBJ10RE8BAFT-DJ-E相关器件

型号 品牌 描述 获取价格 数据表
EBJ10UE8BBF0-8C-F ELPIDA DDR DRAM Module, 128MX64, CMOS, HALOGEN FREE AND ROHS COMPLIANT, DIMM-240

获取价格

EBJ10UE8BBF0-DJ-F ELPIDA DDR DRAM Module, 128MX64, CMOS, HALOGEN FREE AND ROHS COMPLIANT, DIMM-240

获取价格

EBJ10UE8BDF0 ELPIDA 1GB Unbuffered DDR3 SDRAM DIMM

获取价格

EBJ10UE8BDF0-AE-F ELPIDA 1GB Unbuffered DDR3 SDRAM DIMM

获取价格

EBJ10UE8BDF0-DJ-F ELPIDA 1GB Unbuffered DDR3 SDRAM DIMM

获取价格

EBJ10UE8BDF0-GN-F ELPIDA 1GB Unbuffered DDR3 SDRAM DIMM

获取价格