5秒后页面跳转
EBE82AF4A1RA PDF预览

EBE82AF4A1RA

更新时间: 2024-09-18 06:55:27
品牌 Logo 应用领域
尔必达 - ELPIDA 动态存储器双倍数据速率
页数 文件大小 规格书
31页 241K
描述
8GB Registered DDR2 SDRAM DIMM

EBE82AF4A1RA 数据手册

 浏览型号EBE82AF4A1RA的Datasheet PDF文件第2页浏览型号EBE82AF4A1RA的Datasheet PDF文件第3页浏览型号EBE82AF4A1RA的Datasheet PDF文件第4页浏览型号EBE82AF4A1RA的Datasheet PDF文件第5页浏览型号EBE82AF4A1RA的Datasheet PDF文件第6页浏览型号EBE82AF4A1RA的Datasheet PDF文件第7页 
PRELIMINARY DATA SHEET  
8GB Registered DDR2 SDRAM DIMM  
EBE82AF4A1RA (1024M words × 72 bits, 4 Ranks)  
Specifications  
Features  
Density: 8GB  
Organization  
1024M words × 72 bits, 4 ranks  
Mounting 36 pieces of 2G bits DDR2 SDRAM with  
DDP (FBGA)  
Double-data-rate architecture; two data transfers per  
clock cycle  
The high-speed data transfer is realized by the 4 bits  
prefetch pipelined architecture  
Bi-directional differential data strobe (DQS and /DQS)  
is transmitted/received with data for capturing data at  
the receiver  
DDP: 2 pieces of 1Gb chips sealed in one package  
Package: 240-pin socket type dual in line memory  
module (DIMM)  
DQS is edge-aligned with data for READs; center-  
aligned with data for WRITEs  
PCB height: 30.0mm  
Lead pitch: 1.0mm  
Lead-free (RoHS compliant)  
Power supply: VDD = 1.8V 0.1V  
Data rate: 667Mbps/533Mbps (max.)  
Differential clock inputs (CK and /CK)  
DLL aligns DQ and DQS transitions with CK  
transitions  
Commands entered on each positive CK edge; data  
referenced to both edges of DQS  
Posted /CAS by programmable additive latency for  
better command and data bus efficiency  
Eight internal banks for concurrent operation  
(components)  
Off-Chip-Driver Impedance Adjustment and On-Die-  
Interface: SSTL_18  
Burst lengths (BL): 4, 8  
/CAS Latency (CL): 3, 4, 5  
Precharge: auto precharge option for each burst  
access  
Termination for better signal quality  
/DQS can be disabled for single-ended Data Strobe  
operation  
1 piece of PLL clock driver, 2 pieces of register driver  
and 1 piece of serial EEPROM (2K bits EEPROM) for  
Presence Detect (PD)  
Refresh: auto-refresh, self-refresh  
Refresh cycles: 8192 cycles/64ms  
Average refresh period  
7.8μs at 0°C TC ≤ +85°C  
3.9μs at +85°C < TC ≤ +95°C  
Operating case temperature range  
TC = 0°C to +95°C  
Document No. E1166E10 (Ver. 1.0)  
Date Published March 2008 (K) Japan  
Printed in Japan  
URL: http://www.elpida.com  
©Elpida Memory, Inc. 2008  

与EBE82AF4A1RA相关器件

型号 品牌 获取价格 描述 数据表
EBE82AF4A1RA-5C-E ELPIDA

获取价格

8GB Registered DDR2 SDRAM DIMM
EBE82AF4A1RA-6E-E ELPIDA

获取价格

8GB Registered DDR2 SDRAM DIMM
EBE82FF4A1RQ ELPIDA

获取价格

8GB Fully Buffered DIMM
EBE82FF4A1RQ-6E-E ELPIDA

获取价格

8GB Fully Buffered DIMM
EBE82FF4A1RR ELPIDA

获取价格

8GB Fully Buffered DIMM
EBE82FF4A1RR-6E-E ELPIDA

获取价格

8GB Fully Buffered DIMM
EBE82FF4A1RR-8E-E ELPIDA

获取价格

8GB Fully Buffered DIMM
EBECT2310H ETC

获取价格

Timers Interval, Delay on Release
EBECT231M ETC

获取价格

Timers Interval, Delay on Release
EBED02410H ETC

获取价格

Timers Interval, Delay on Release