5秒后页面跳转
EBE51AD8AJFA PDF预览

EBE51AD8AJFA

更新时间: 2024-11-09 06:55:27
品牌 Logo 应用领域
尔必达 - ELPIDA 动态存储器双倍数据速率
页数 文件大小 规格书
28页 230K
描述
512MB Registered DDR2 SDRAM DIMM

EBE51AD8AJFA 数据手册

 浏览型号EBE51AD8AJFA的Datasheet PDF文件第2页浏览型号EBE51AD8AJFA的Datasheet PDF文件第3页浏览型号EBE51AD8AJFA的Datasheet PDF文件第4页浏览型号EBE51AD8AJFA的Datasheet PDF文件第5页浏览型号EBE51AD8AJFA的Datasheet PDF文件第6页浏览型号EBE51AD8AJFA的Datasheet PDF文件第7页 
DATA SHEET  
512MB Registered DDR2 SDRAM DIMM  
EBE51AD8AJFA (64M words × 72 bits, 1 Rank)  
Specifications  
Features  
Density: 512MB  
Double-data-rate architecture; two data transfers per  
clock cycle  
Organization  
The high-speed data transfer is realized by the 4 bits  
prefetch pipelined architecture  
64M words × 72 bits, 1 rank  
Mounting 9 pieces of 512M bits DDR2 SDRAM  
sealed in FBGA  
Bi-directional differential data strobe (DQS and /DQS)  
is transmitted/received with data for capturing data at  
the receiver  
Package: 240-pin socket type dual in line memory  
module (DIMM)  
DQS is edge-aligned with data for READs; center-  
aligned with data for WRITEs  
PCB height: 30.0mm  
Lead pitch: 1.0mm  
Differential clock inputs (CK and /CK)  
Lead-free (RoHS compliant)  
Power supply: VDD = 1.8V ± 0.1V  
Data rate: 667Mbps (max.)  
DLL aligns DQ and DQS transitions with CK  
transitions  
Commands entered on each positive CK edge; data  
and data mask referenced to both edges of DQS  
Four internal banks for concurrent operation  
(components)  
Data mask (DM) for write data  
Interface: SSTL_18  
Posted /CAS by programmable additive latency for  
better command and data bus efficiency  
Burst lengths (BL): 4, 8  
/CAS Latency (CL): 3, 4, 5  
Off-Chip-Driver Impedance Adjustment and On-Die-  
Termination for better signal quality  
Precharge: auto precharge option for each burst  
/DQS can be disabled for single-ended Data Strobe  
access  
operation  
Refresh: auto-refresh, self-refresh  
Refresh cycles: 8192 cycles/64ms  
1 piece of PLL clock driver, 1 piece of register driver  
and 1 piece of serial EEPROM (2K bits EEPROM) for  
Presence Detect (PD)  
Average refresh period  
7.8µs at 0°C TC ≤ +85°C  
3.9µs at +85°C < TC ≤ +95°C  
Operating case temperature range  
TC = 0°C to +95°C  
Document No. E1037E30 (Ver. 3.0)  
Date Published March 2008 (K) Japan  
Printed in Japan  
URL: http://www.elpida.com  
Elpida Memory, Inc. 2007-2008  

与EBE51AD8AJFA相关器件

型号 品牌 获取价格 描述 数据表
EBE51AD8AJFA-6E-E ELPIDA

获取价格

512MB Registered DDR2 SDRAM DIMM
EBE51ED8ABFA ELPIDA

获取价格

512MB Unbuffered DDR2 SDRAM DIMM (64M words x 72 bits, 1 Rank)
EBE51ED8ABFA-4A ELPIDA

获取价格

暂无描述
EBE51ED8ABFA-4A-E ELPIDA

获取价格

512MB Unbuffered DDR2 SDRAM DIMM (64M words x 72 bits, 1 Rank)
EBE51ED8ABFA-4C ELPIDA

获取价格

DDR DRAM Module, 64MX72, 0.6ns, CMOS, DIMM-240
EBE51ED8ABFA-4C-E ELPIDA

获取价格

DDR DRAM Module, 64MX72, 0.6ns, CMOS, LEAD FREE, DIMM-240
EBE51ED8ABFA-5C ELPIDA

获取价格

DDR DRAM Module, 64MX72, 0.5ns, CMOS, DIMM-240
EBE51ED8ABFA-5C-E ELPIDA

获取价格

512MB Unbuffered DDR2 SDRAM DIMM (64M words x 72 bits, 1 Rank)
EBE51ED8AEFA ELPIDA

获取价格

512MB Unbuffered DDR2 SDRAM DIMM (64M words x 72 bits, 1 Rank)
EBE51ED8AEFA-4A-E ELPIDA

获取价格

512MB Unbuffered DDR2 SDRAM DIMM (64M words x 72 bits, 1 Rank)