EBE41RE4ACFA-5C-E

更新时间： 2024-11-09 06:55:27

品牌	Logo	应用领域
尔必达 - ELPIDA		动态存储器双倍数据速率
页数	文件大小	规格书
29页	258K
描述
4GB Registered DDR2 SDRAM DIMM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

EBE41RE4ACFA-5C-E 数据手册

浏览型号EBE41RE4ACFA-5C-E的Datasheet PDF文件第2页

浏览型号EBE41RE4ACFA-5C-E的Datasheet PDF文件第3页

浏览型号EBE41RE4ACFA-5C-E的Datasheet PDF文件第4页

浏览型号EBE41RE4ACFA-5C-E的Datasheet PDF文件第5页

浏览型号EBE41RE4ACFA-5C-E的Datasheet PDF文件第6页

DATA SHEET

4GB Registered DDR2 SDRAM DIMM

EBE41RE4ACFA (512M words × 72 bits, 2 Ranks)

Specifications

Features

• Density: 4GB

• Double-data-rate architecture; two data transfers per

clock cycle

• Organization

• The high-speed data transfer is realized by the 4 bits

prefetch pipelined architecture

512M words × 72 bits, 2 ranks

• Mounting 36 pieces of 1G bits DDR2 SDRAM sealed

in FBGA

• Bi-directional differential data strobe (DQS and /DQS)

is transmitted/received with data for capturing data at

the receiver

• Package: 240-pin socket type dual in line memory

module (DIMM)

• DQS is edge-aligned with data for READs; center-

aligned with data for WRITEs

PCB height: 30.0mm

Lead pitch: 1.0mm

• Differential clock inputs (CK and /CK)

Lead-free (RoHS compliant)

• DLL aligns DQ and DQS transitions with CK

transitions

• Power supply: VDD = 1.8V ± 0.1V

• Data rate: 667Mbps/533Mbps/400Mbps (max.)

• Commands entered on each positive CK edge; data

referenced to both edges of DQS

• Eight internal banks for concurrent operation

(components)

• Posted /CAS by programmable additive latency for

better command and data bus efficiency

• Interface: SSTL_18

• Off-Chip-Driver Impedance Adjustment and On-Die-

Termination for better signal quality

• Burst lengths (BL): 4, 8

• /CAS Latency (CL): 3, 4, 5

• /DQS can be disabled for single-ended Data Strobe

operation

• Precharge: auto precharge option for each burst

access

• 1 piece of PLL clock driver, 2 pieces of register driver

and 1 piece of serial EEPROM (2K bits EEPROM) for

Presence Detect (PD)

• Refresh: auto-refresh, self-refresh

• Refresh cycles: 8192 cycles/64ms

Average refresh period

7.8µs at 0°C ≤ TC ≤ +85°C

3.9µs at +85°C < TC ≤ +95°C

• Operating case temperature range

TC = 0°C to +95°C

Document No. E1052E30 (Ver.3.0)

Date Published December 2007 (K) Japan

Printed in Japan

URL: http://www.elpida.com

Elpida Memory, Inc. 2007

12 3 4 5 6 7...29

中文翻译

下载PDF

与EBE41RE4ACFA-5C-E相关器件

型号	品牌	获取价格	描述	数据表
EBE41RE4ACFA-6E-E	ELPIDA	获取价格	4GB Registered DDR2 SDRAM DIMM
EBE41UF8ABDA	ELPIDA	获取价格	4GB DDR2 SDRAM SO-DIMM
EBE41UF8ABDA-6E-E	ELPIDA	获取价格	4GB DDR2 SDRAM SO-DIMM
EBE41UF8ABDA-6E-F	ELPIDA	获取价格	4GB DDR2 SDRAM SO-DIMM
EBE41UF8ABDA-8G-E	ELPIDA	获取价格	4GB DDR2 SDRAM SO-DIMM
EBE41UF8ABDA-8G-F	ELPIDA	获取价格	4GB DDR2 SDRAM SO-DIMM
EBE41UF8ABFA	ELPIDA	获取价格	4GB Unbuffered DDR2 SDRAM DIMM
EBE41UF8ABFA-6E-E	ELPIDA	获取价格	4GB Unbuffered DDR2 SDRAM DIMM
EBE41UF8ABFA-8G-E	ELPIDA	获取价格	4GB Unbuffered DDR2 SDRAM DIMM
EBE42AE8ACFA	ELPIDA	获取价格	4GB Registered DDR2 SDRAM DIMM