5秒后页面跳转
EBE21UE8AEWA-8G-E PDF预览

EBE21UE8AEWA-8G-E

更新时间: 2024-11-07 06:55:27
品牌 Logo 应用领域
尔必达 - ELPIDA 存储内存集成电路动态存储器双倍数据速率
页数 文件大小 规格书
30页 240K
描述
2GB Unbuffered DDR2 SDRAM DIMM

EBE21UE8AEWA-8G-E 技术参数

生命周期:Obsolete零件包装代码:DIMM
包装说明:DIMM,针数:240
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.32.00.36风险等级:5.71
Is Samacsys:N访问模式:DUAL BANK PAGE BURST
最长访问时间:0.4 ns其他特性:AUTO/SELF REFRESH; SEATED HGT-NOM; WD-MAX
JESD-30 代码:R-XDMA-N240长度:133.35 mm
内存密度:2147483648 bit内存集成电路类型:DDR DRAM MODULE
内存宽度:8功能数量:1
端口数量:1端子数量:240
字数:268435456 words字数代码:256000000
工作模式:SYNCHRONOUS最高工作温度:85 °C
最低工作温度:组织:256MX8
封装主体材料:UNSPECIFIED封装代码:DIMM
封装形状:RECTANGULAR封装形式:MICROELECTRONIC ASSEMBLY
认证状态:Not Qualified座面最大高度:30 mm
自我刷新:YES最大供电电压 (Vsup):1.9 V
最小供电电压 (Vsup):1.7 V标称供电电压 (Vsup):1.8 V
表面贴装:NO技术:CMOS
温度等级:OTHER端子形式:NO LEAD
端子节距:1 mm端子位置:DUAL
宽度:4 mmBase Number Matches:1

EBE21UE8AEWA-8G-E 数据手册

 浏览型号EBE21UE8AEWA-8G-E的Datasheet PDF文件第2页浏览型号EBE21UE8AEWA-8G-E的Datasheet PDF文件第3页浏览型号EBE21UE8AEWA-8G-E的Datasheet PDF文件第4页浏览型号EBE21UE8AEWA-8G-E的Datasheet PDF文件第5页浏览型号EBE21UE8AEWA-8G-E的Datasheet PDF文件第6页浏览型号EBE21UE8AEWA-8G-E的Datasheet PDF文件第7页 
PRELIMINARY DATA SHEET  
2GB Unbuffered DDR2 SDRAM DIMM  
EBE21UE8AEWA (256M words × 64 bits, 2 Ranks)  
Specifications  
Features  
Density: 2GB  
Double-data-rate architecture; two data transfers per  
clock cycle  
Organization  
The high-speed data transfer is realized by the 4 bits  
prefetch pipelined architecture  
256M words × 64 bits, 2 ranks  
Mounting 16 pieces of 1G bits DDR2 SDRAM sealed  
in FBGA  
Bi-directional differential data strobe (DQS and /DQS)  
is transmitted/received with data for capturing data at  
the receiver  
Package: 240-pin socket type dual in line memory  
module (DIMM)  
DQS is edge-aligned with data for READs; center-  
aligned with data for WRITEs  
PCB height: 30.0mm  
Lead pitch: 1.0mm  
Differential clock inputs (CK and /CK)  
Lead-free (RoHS compliant)  
Power supply: VDD = 1.8V ± 0.1V  
Data rate: 800Mbps/667Mbps (max.)  
DLL aligns DQ and DQS transitions with CK  
transitions  
Commands entered on each positive CK edge; data  
and data mask referenced to both edges of DQS  
Eight internal banks for concurrent operation  
(components)  
Data mask (DM) for write data  
Interface: SSTL_18  
Posted /CAS by programmable additive latency for  
better command and data bus efficiency  
Burst lengths (BL): 4, 8  
/CAS Latency (CL): 3, 4, 5, 6  
Off-Chip-Driver Impedance Adjustment and On-Die-  
Termination for better signal quality  
Precharge: auto precharge option for each burst  
/DQS can be disabled for single-ended Data Strobe  
access  
operation  
Refresh: auto-refresh, self-refresh  
Refresh cycles: 8192 cycles/64ms  
Average refresh period  
7.8µs at 0°C TC ≤ +85°C  
3.9µs at +85°C < TC ≤ +95°C  
Operating case temperature range  
TC = 0°C to +95°C  
Document No. E1294E10 (Ver. 1.0)  
Date Published March 2008 (K) Japan  
Printed in Japan  
URL: http://www.elpida.com  
Elpida Memory, Inc. 2008  

与EBE21UE8AEWA-8G-E相关器件

型号 品牌 获取价格 描述 数据表
EBE21UE8AFFA ELPIDA

获取价格

2GB Unbuffered DDR2 SDRAM DIMM
EBE21UE8AFFA-6E-F ELPIDA

获取价格

2GB Unbuffered DDR2 SDRAM DIMM
EBE21UE8AFFA-8G-F ELPIDA

获取价格

2GB Unbuffered DDR2 SDRAM DIMM
EBE21UE8AFSA ELPIDA

获取价格

2GB DDR2 SDRAM SO-DIMM
EBE21UE8AFSA-6E-F ELPIDA

获取价格

2GB DDR2 SDRAM SO-DIMM
EBE21UE8AFSA-8G-F ELPIDA

获取价格

2GB DDR2 SDRAM SO-DIMM
EBE24A ADAM-TECH

获取价格

EURO BLOCKS TS & EB SERIES
EBE24B ADAM-TECH

获取价格

EURO BLOCKS TS & EB SERIES
EBE24H ADAM-TECH

获取价格

EURO BLOCKS TS & EB SERIES
EBE24J ADAM-TECH

获取价格

EURO BLOCKS TS & EB SERIES