5秒后页面跳转
EBE11UE6ACUA-8G-E PDF预览

EBE11UE6ACUA-8G-E

更新时间: 2024-02-27 17:49:51
品牌 Logo 应用领域
尔必达 - ELPIDA 动态存储器双倍数据速率
页数 文件大小 规格书
27页 287K
描述
1GB DDR2 SDRAM SO-DIMM

EBE11UE6ACUA-8G-E 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SODIMM包装说明:DIMM, DIMM200,24
针数:200Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.32.00.36
风险等级:5.82访问模式:DUAL BANK PAGE BURST
最长访问时间:0.4 ns其他特性:AUTO/SELF REFRESH
最大时钟频率 (fCLK):400 MHzI/O 类型:COMMON
JESD-30 代码:R-XZMA-N200内存密度:8589934592 bit
内存集成电路类型:DDR DRAM MODULE内存宽度:64
功能数量:1端口数量:1
端子数量:200字数:134217728 words
字数代码:128000000工作模式:SYNCHRONOUS
最高工作温度:85 °C最低工作温度:
组织:128MX64输出特性:3-STATE
封装主体材料:UNSPECIFIED封装代码:DIMM
封装等效代码:DIMM200,24封装形状:RECTANGULAR
封装形式:MICROELECTRONIC ASSEMBLY峰值回流温度(摄氏度):NOT SPECIFIED
电源:1.8 V认证状态:Not Qualified
刷新周期:8192自我刷新:YES
最大待机电流:0.08 A子类别:DRAMs
最大压摆率:1.76 mA最大供电电压 (Vsup):1.9 V
最小供电电压 (Vsup):1.7 V标称供电电压 (Vsup):1.8 V
表面贴装:NO技术:CMOS
温度等级:OTHER端子形式:NO LEAD
端子节距:0.6 mm端子位置:ZIG-ZAG
处于峰值回流温度下的最长时间:NOT SPECIFIEDBase Number Matches:1

EBE11UE6ACUA-8G-E 数据手册

 浏览型号EBE11UE6ACUA-8G-E的Datasheet PDF文件第2页浏览型号EBE11UE6ACUA-8G-E的Datasheet PDF文件第3页浏览型号EBE11UE6ACUA-8G-E的Datasheet PDF文件第4页浏览型号EBE11UE6ACUA-8G-E的Datasheet PDF文件第5页浏览型号EBE11UE6ACUA-8G-E的Datasheet PDF文件第6页浏览型号EBE11UE6ACUA-8G-E的Datasheet PDF文件第7页 
DATA SHEET  
1GB DDR2 SDRAM SO-DIMM  
EBE11UE6ACUA (128M words × 64 bits, 2 Ranks)  
Specifications  
Features  
Density: 1GB  
Organization  
Double-data-rate architecture; two data transfers per  
clock cycle  
The high-speed data transfer is realized by the 4 bits  
128M words × 64 bits, 2 ranks  
prefetch pipelined architecture  
Mounting 8 pieces of 1G bits DDR2 SDRAM sealed  
Bi-directional differential data strobe (DQS and /DQS)  
is transmitted/received with data for capturing data at  
the receiver  
in FBGA  
Package: 200-pin socket type small outline dual in  
line memory module (SO-DIMM)  
DQS is edge-aligned with data for READs; center-  
PCB height: 30.0mm  
Lead pitch: 0.6mm  
Lead-free (RoHS compliant)  
Power supply: VDD = 1.8V ± 0.1V  
Data rate: 800Mbps/667Mbps (max.)  
aligned with data for WRITEs  
Differential clock inputs (CK and /CK)  
DLL aligns DQ and DQS transitions with CK  
transitions  
Commands entered on each positive CK edge; data  
and data mask referenced to both edges of DQS  
Eight internal banks for concurrent operation  
(components)  
Data mask (DM) for write data  
Interface: SSTL_18  
Burst lengths (BL): 4, 8  
/CAS Latency (CL): 3, 4, 5, 6  
Posted CAS by programmable additive latency for  
better command and data bus efficiency  
Off-Chip-Driver Impedance Adjustment and On-Die-  
Termination for better signal quality  
Precharge: auto precharge option for each burst  
/DQS can be disabled for single-ended Data Strobe  
access  
operation  
Refresh: auto-refresh, self-refresh  
Refresh cycles: 8192 cycles/64ms  
Average refresh period  
7.8µs at 0°C TC ≤ +85°C  
3.9µs at +85°C < TC ≤ +95°C  
Operating case temperature range  
TC = 0°C to +95°C  
Document No. E1216E10 (Ver. 1.0)  
Date Published November 2007 (K) Japan  
Printed in Japan  
URL: http://www.elpida.com  
Elpida Memory, Inc. 2007  

与EBE11UE6ACUA-8G-E相关器件

型号 品牌 描述 获取价格 数据表
EBE15A ADAM-TECH EURO BLOCKS TS & EB SERIES

获取价格

EBE15B ADAM-TECH EURO BLOCKS TS & EB SERIES

获取价格

EBE15H ADAM-TECH EURO BLOCKS TS & EB SERIES

获取价格

EBE15J ADAM-TECH EURO BLOCKS TS & EB SERIES

获取价格

EBE15K ADAM-TECH EURO BLOCKS TS & EB SERIES

获取价格

EBE20A ADAM-TECH EURO BLOCKS TS & EB SERIES

获取价格