Datasheet > EBD11ED8ABFB

EBD11ED8ABFB

更新时间： 2024-11-06 22:29:15

品牌	Logo	应用领域
尔必达 - ELPIDA		动态存储器双倍数据速率
页数	文件大小	规格书
19页	208K
描述
1GB Unbuffered DDR SDRAM DIMM EBD11ED8ABFB (128M words 】 72 bits, 2 Banks)

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

EBD11ED8ABFB 数据手册

PRELIMINARY DATA SHEET

1GB Unbuffered DDR SDRAM DIMM

EBD11ED8ABFB (128M words × 72 bits, 2 Banks)

Description

Features

The EBD11ED8ABFB is 128M words × 72 bits, 2

• 184-pin socket type dual in line memory module

(DIMM)

banks Double Data Rate (DDR) SDRAM unbuffered

module, mounted 18 pieces of 512M bits DDR SDRAM

sealed in TSOP package. Read and write operations

are performed at the cross points of the CK and the

/CK. This high-speed data transfer is realized by the 2

bits prefetch-pipelined architecture. Data strobe (DQS)

both for read and write are available for high speed and

reliable data bus design. By setting extended mode

set enable or disable. This module provides high

density mounting without utilizing surface mount

PCB height: 31.75mm

Lead pitch: 1.27mm

• 2.5V power supply

• Data rate: 333Mbps/266Mbps (max.)

• 2.5 V (SSTL_2 compatible) I/O

• Double Data Rate architecture; two data transfers per

clock cycle

• Bi-directional, data strobe (DQS) is transmitted

/received with data, to be used in capturing data at

the receiver

technology.

Decoupling capacitors are mounted

beside each TSOP on the module board.

• Data inputs and outputs are synchronized with DQS

• 4 internal banks for concurrent operation

(Component)

• DQS is edge aligned with data for READs; center

aligned with data for WRITEs

• Differential clock inputs (CK and /CK)

• DLL aligns DQ and DQS transitions with CK

transitions

• Commands entered on each positive CK edge; data

referenced to both edges of DQS

• Auto precharge option for each burst access

• Programmable burst length: 2, 4, 8

• Programmable /CAS latency (CL): 2, 2.5

• Refresh cycles: (8192 refresh cycles /64ms)

7.8µs maximum average periodic refresh interval

• 2 variations of refresh

Auto refresh

Self refresh

Document No. E0295E20 (Ver. 2.0)

Date Published August 2002 (K) Japan

URL: http://www.elpida.com

Elpida Memory , Inc. 2002

12 3 4 5 6 7...19

中文翻译

下载PDF

与EBD11ED8ABFB相关器件

型号	品牌	获取价格	描述	数据表
EBD11ED8ABFB-6B	ELPIDA	获取价格	1GB Unbuffered DDR SDRAM DIMM EBD11ED8ABFB (1
EBD11ED8ABFB-7A	ELPIDA	获取价格	1GB Unbuffered DDR SDRAM DIMM EBD11ED8ABFB (1
EBD11ED8ABFB-7B	ELPIDA	获取价格	1GB Unbuffered DDR SDRAM DIMM EBD11ED8ABFB (1
EBD11ED8ADFB	ELPIDA	获取价格	1GB Unbuffered DDR SDRAM DIMM (128M words x72 bits, 2 Ranks)
EBD11ED8ADFB-5	ELPIDA	获取价格	1GB Unbuffered DDR SDRAM DIMM (128M words x72 bits, 2 Ranks)
EBD11ED8ADFB-5B	ELPIDA	获取价格	1GB Unbuffered DDR SDRAM DIMM (128M words x72 bits, 2 Ranks)
EBD11ED8ADFB-5B-E	ELPIDA	获取价格	DDR DRAM Module, 128MX72, 0.7ns, CMOS, DIMM-184
EBD11ED8ADFB-5C	ELPIDA	获取价格	1GB Unbuffered DDR SDRAM DIMM (128M words x72 bits, 2 Ranks)
EBD11ED8ADFB-5C-E	ELPIDA	获取价格	DDR DRAM Module, 128MX72, 0.7ns, CMOS, DIMM-184
EBD11ED8ADFB-6B	ELPIDA	获取价格	1GB Unbuffered DDR SDRAM DIMM (128M words x72 bits, 2 Ranks)

与EBD11ED8ABFB相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

16
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

13
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

37
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

34

产品中心

服务支持

精选活动

关于我们

帮助中心

EBD11ED8ABFB

EBD11ED8ABFB 数据手册

与EBD11ED8ABFB相关器件

与EBD11ED8ABFB相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

EBD11ED8ABFB

EBD11ED8ABFB 数据手册

与EBD11ED8ABFB相关器件

与EBD11ED8ABFB相关文章

您还可以找

您在本页遇到什么问题？