5秒后页面跳转
DSPA56011 PDF预览

DSPA56011

更新时间: 2022-01-15 06:02:56
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 数字信号处理器DVD
页数 文件大小 规格书
82页 778K
描述
24-BIT DVD DIGITAL SIGNAL PROCESSOR

DSPA56011 数据手册

 浏览型号DSPA56011的Datasheet PDF文件第2页浏览型号DSPA56011的Datasheet PDF文件第3页浏览型号DSPA56011的Datasheet PDF文件第4页浏览型号DSPA56011的Datasheet PDF文件第5页浏览型号DSPA56011的Datasheet PDF文件第6页浏览型号DSPA56011的Datasheet PDF文件第7页 
MOTOROLA  
SEMICONDUCTOR TECHNICAL DATA  
Order this document by:  
DSP56011/D  
DSP56011  
Advance Information  
24-BIT DVD DIGITAL SIGNAL PROCESSOR  
The DSP56011 is a high-performance programmable Digital Signal Processor (DSP) developed  
for Digital Versatile Disc (DVD), High-Definition Television (HDTV), and Advanced Set-top  
audio decoding. The DSP56011 is optimized with audio-specific peripherals and customized  
memory configuration, and may be programmed with Motorolas certified software for Dolby  
AC-3 5.1 Channel Surround, Dolby Pro Logic, and MPEG1 Layer 2. These applications use  
Motorolas 24-bit DSP56000 architecture and are the highest quality solutions available. Flexible  
peripheral modules and interface software allow simple connection to a wide variety of video/  
system decoders. In addition, the DSP56011 offers switchable memory space configuration, a  
large user-definable Program ROM and two independent data RAMs and ROMs, a Serial Audio  
Interface (SAI), Serial Host Interface (SHI), Parallel Host Interface (HI) with Direct Memory  
Access (DMA) for communicating with other processors, dedicated I/ O lines, on-chip Phase  
Lock Loop (PLL), On-Chip Emulation (OnCE ) port, and on-chip Digital Audio Transmitter  
(DAX). Figure 1 shows the functional blocks of the DSP56011.  
16-Bit Bus  
24-Bit Bus  
8
5
2
9
15  
Parallel  
Host  
Interface  
(HI)  
General  
Purpose  
I/O  
Serial  
Serial  
Host  
Digital  
Audio  
X Data  
Memory  
Program  
Memory  
Y Data  
Memory  
Audio  
Interface  
(SAI)  
Interface Transmitter  
(SHI) (DAX)  
(GPIO)  
Expansion  
Area  
PAB  
24-Bit  
DSP56000  
Core  
Address  
Generation  
Unit  
XAB  
YAB  
GDB  
Internal  
Data  
Bus  
PDB  
XDB  
YDB  
Switch  
OnCETM Port  
Program  
Program  
Decode  
Program  
Address  
Generator  
Data ALU  
24 × 24 + 56 56-Bit MAC  
Two 56-Bit Accumulators  
Interrupt  
Clock  
Controller  
Controller  
PLL  
Gen.  
Program Control Unit  
4
4
3
EXTAL  
AA1271  
IRQA, IRQB, NMI, RESET  
Figure 1 DSP56011 Block Diagram  
This document contains information on a new product. Specifications and information herein are subject to change without notice.  
Preliminary Information  
Rev. 1  
© MOTOROLA, INC. 1996, 1997  
 

与DSPA56011相关器件

型号 品牌 描述 获取价格 数据表
DSPA56367AG150 MOTOROLA 24-BIT, 150MHz, OTHER DSP, PQFP144, 20 X 20 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASTIC, LQ

获取价格

DSPA56367AG150 NXP 24-BIT, 150MHz, OTHER DSP, PQFP144, 20 X 20 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASTIC, LQ

获取价格

DSPA56367PV150 MOTOROLA 24-BIT, 150MHz, OTHER DSP, PQFP144, 20 X 20 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASTIC, LQ

获取价格

DSPA56371 FREESCALE The DSP56371 is a high density CMOS device with 5.0-volt compatible inputs and outputs.

获取价格

DSPA56371AF150 NXP DSPA371 @ 150MHZ

获取价格

DSPA56371AF180 MOTOROLA Digital Signal Processor, 24-Bit Size, CMOS, PQFP80,

获取价格