Freescale Semiconductor, Inc.
MOTOROLA
Order this document by:
DSP96002/D, Rev. 2
SEMICONDUCTOR TECHNICAL DATA
DSP96002
32-BIT GENERAL PURPOSE FLOATING-POINT DUAL-PORT
PROCESSOR
The DSP96002 is designed to support intensive graphic image and numeric processing. It is
a dual-port, low-power, general purpose floating-point processor. The DSP includes 1024
words of data RAM (equally divided into X data and Y data memory), 1024 words of full-
speed on-chip Program RAM, two data ROMs, a dual-channel Direct Memory Access (DMA)
controller, special on-chip bootstrap hardware, and On-Chip Emulation (OnCE™) debug
circuitry. The Central Processing Unit (CPU) consists of three 32-bit execution units
operating in parallel. The DSP96002 has two identical memory expansion ports with control
lines to facilitate interfacing SRAMs, DRAMs (operating in their fast access modes), and
Video RAMs (VRAMs). Each port can be configured as a Host Interface (HI), which
facilitates easy interface with other processors for multiprocessor applications. Linear arrays
of DSP96002s can be implemented without glue logic. The MPU-style programming model
and instruction set allow straightforward generation of efficient, compact code. The high
speed of the DSP96002 makes it well-suited for high bandwidth and numerically intensive
applications that require floating-point processing and access to large memory subsystems.
Control
18
Control
18
Address
Generation
Unit (AGU)
Bus
Control
Bus
Control
*
*
*
Address
32
YAB
XAB
PAB
Address
32
External
Address
Switch
External
Address
Switch
Program
*
*
*
X Data
Memory
512 × 32
Y Data
Memory
512 × 32
RAM
4
Dual Channel
DMA
Controller
Memory
4
1024 × 32
RAM and
64 × 32
Bootstrap
ROM
Instruction
Cache
RAM
32-bit
Host
Interface
32-bit
Host
Interface
Internal
Switch And Bit
Manipulation
Unit
512 × 32† 512 × 32†
ROM
ROM
Timer
Timer
DDB
YDB
XDB
PDB
GDB
External
Data
Bus
External
Data
Bus
32
Data
32
Data
Switch
Switch
OnCE
Debug
Controller
Clock
Generator
Program
Decode
Controller
Program
Address
Generator
Program
Interrupt
Controller
Data ALU
• IEEE Floating Point
• 32 × 32 Integer ALU
Program Controller
4
MODC/IRQC
MODB/IRQB
MODA/IRQA
CLK
32-bit Buses
Dual Access (DMA/Core)
1024 × 32 Virtual Locations
Serial Debug
Port
*
RESET
†
AA0306
Figure 1 Block Diagram
For More Information On This Product,
Go to: www.freescale.com
©1996 MOTOROLA, INC.