5秒后页面跳转
DSP56309PV100 PDF预览

DSP56309PV100

更新时间: 2024-09-28 21:11:55
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
132页 1608K
描述
IC,DSP,24-BIT,CMOS,QFP,144PIN,PLASTIC

DSP56309PV100 技术参数

生命周期:Obsolete包装说明:QFP, QFP144,.87SQ,20
Reach Compliance Code:unknown风险等级:5.84
位大小:24格式:FIXED-POINT
JESD-30 代码:S-PQFP-G144端子数量:144
封装主体材料:PLASTIC/EPOXY封装代码:QFP
封装等效代码:QFP144,.87SQ,20封装形状:SQUARE
封装形式:FLATPACK电源:3.3 V
认证状态:Not QualifiedRAM(字数):14336
子类别:Digital Signal Processors标称供电电压:3.3 V
表面贴装:YES技术:CMOS
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUADBase Number Matches:1

DSP56309PV100 数据手册

 浏览型号DSP56309PV100的Datasheet PDF文件第2页浏览型号DSP56309PV100的Datasheet PDF文件第3页浏览型号DSP56309PV100的Datasheet PDF文件第4页浏览型号DSP56309PV100的Datasheet PDF文件第5页浏览型号DSP56309PV100的Datasheet PDF文件第6页浏览型号DSP56309PV100的Datasheet PDF文件第7页 
Order Number: DSP56309/D  
Rev. 1.0, 8/2001  
MOTOROLA  
Semiconductor Products Sector Technical Data  
DSP56309  
Advance Information  
24-BIT GENERAL PURPOSE DIGITAL SIGNAL PROCESSOR  
The DSP56309 is a member of the DSP56300 core family of programmable CMOS digital signal processors  
(DSPs). This family uses a high performance, single-clock-cycle-per-instruction engine providing a two-fold  
performance increase over Motorola’s popular DSP56000 core, while retaining code compatibility. Significant  
architectural enhancements in the DSP56300 family include a barrel shifter, 24-bit addressing, an instruction  
cache, and direct memory access (DMA). The DSP56309 offers 100 MIPS at 3.0–3.6 V using an internal 100  
MHz clock. The large on-chip memory is ideal for wireless infrastructure and wireless local-loop applications.  
The DSP56300 core family offers a new level of performance in speed and power provided by its rich  
instruction set and low-power dissipation, thus enabling a new generation of wireless, multimedia, and  
telecommunications products.  
16  
6
6
3
Program RAM  
20480 × 24 bit  
or  
19456 × 24 bit  
and 1024 × 24 bit  
Instruction  
Host  
Interface  
(HI08)  
ESSI  
Triple  
Timer  
SCI  
X Data  
RAM  
Y Data  
RAM  
7168 × 24 bit 7168 × 24 bit  
Cache  
Memory  
Expansion  
Area  
Peripheral  
Expansion Area  
YAB  
18  
Address  
Generation  
Unit  
External  
Address  
Bus  
XAB  
PAB  
DAB  
Address  
Switch  
Six Channel  
DMA Unit  
External  
Bus  
24-Bit  
DSP56300  
Core  
13  
Boot-strap  
ROM  
Interface  
&
Control  
I - Cache  
Control  
DDB  
YDB  
XDB  
PDB  
GDB  
External  
Data Bus  
Switch  
24  
Internal  
Data  
Bus  
Data  
Switch  
Power  
Management  
EXTAL  
XTAL  
Clock  
Generator  
Data ALU  
5
Program  
Interrupt  
Controller  
Program  
Decode  
Controller  
Program  
Address  
Generator  
+
24 × 24 56  
56-bit MAC  
JTAG  
Two 56-bit Accumulators  
56-bit Barrel Shifter  
PLL  
OnCE™  
DE  
MODA/IRQA  
MODB/IRQB  
MODC/IRQC  
MODD/IRQD  
2
RESET  
PINIT/NMI  
Figure 1 DSP56309 Block Diagram  
This document contains information on a new product. Specifications and information  
herein are subject to change without notice.  
TM  
© Motorola, Inc. 1998, 2001  
 
 

与DSP56309PV100相关器件

型号 品牌 获取价格 描述 数据表
DSP56309UM MOTOROLA

获取价格

24-Bit Digital Signal Processor
DSP56309UMAD ETC

获取价格

DSP56309 Users Manual Addendum
DSP56309VF100 MOTOROLA

获取价格

Digital Signal Processor, 24-Bit Size, 24-Ext Bit, 100MHz, CMOS, PBGA196, MOLD ARRAY PROCE
DSP56311 MOTOROLA

获取价格

DSP56311 Device Errata for Mask
DSP56311 FREESCALE

获取价格

24-Bit Digital Signal Processor
DSP56311CE1K34A MOTOROLA

获取价格

DSP56311 Device Errata for Mask
DSP56311EVMIG_D ETC

获取价格

DSP56311EVMIG DSP56311EVM Sample Code
DSP56311EVMUM ETC

获取价格

DSP56311 Evaluation Module Hardware Reference Manual
DSP56311FACT ETC

获取价格

DSP56311 Higher performance programmable DSP for demanding voice and data applications
DSP56311UM ETC

获取价格

DSP56311 24-Bit Digital Signal Processor Users Manual