5秒后页面跳转
DSP56309PV100 PDF预览

DSP56309PV100

更新时间: 2024-09-28 21:10:19
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA /
页数 文件大小 规格书
112页 1921K
描述
24-BIT, 100MHz, OTHER DSP, PQFP144, TQFP-144

DSP56309PV100 技术参数

生命周期:Obsolete零件包装代码:QFP
包装说明:LFQFP, QFP144,.87SQ,20针数:144
Reach Compliance Code:unknownECCN代码:3A001.A.3
HTS代码:8542.31.00.01风险等级:5.84
地址总线宽度:18桶式移位器:YES
位大小:24边界扫描:YES
最大时钟频率:100 MHz外部数据总线宽度:24
格式:FIXED POINT内部总线架构:MULTIPLE
JESD-30 代码:S-PQFP-G144长度:20 mm
低功率模式:YES端子数量:144
封装主体材料:PLASTIC/EPOXY封装代码:LFQFP
封装等效代码:QFP144,.87SQ,20封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE, FINE PITCH电源:3.3 V
认证状态:Not QualifiedRAM(字数):14336
座面最大高度:1.6 mm子类别:Digital Signal Processors
最大供电电压:3.6 V最小供电电压:3 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
宽度:20 mmuPs/uCs/外围集成电路类型:DIGITAL SIGNAL PROCESSOR, OTHER
Base Number Matches:1

DSP56309PV100 数据手册

 浏览型号DSP56309PV100的Datasheet PDF文件第2页浏览型号DSP56309PV100的Datasheet PDF文件第3页浏览型号DSP56309PV100的Datasheet PDF文件第4页浏览型号DSP56309PV100的Datasheet PDF文件第5页浏览型号DSP56309PV100的Datasheet PDF文件第6页浏览型号DSP56309PV100的Datasheet PDF文件第7页 
Technical Data  
Advance Information  
DSP56309/D  
Rev. 4, 4/2003  
24-Bit Digital Signal  
Processor  
16  
6
6
3
Memory Expansion Area  
Triple  
Timer  
X Data  
RAM  
7168 × 24  
bits  
Y Data  
RAM  
7168 × 24  
bits  
(default)  
PrograM  
RAM  
20480 × 24  
bits  
(default)  
HI08  
ESSI  
SCI  
(default)  
Peripheral  
Expansion Area  
The DSP56309 is  
intended for  
applications benefiting  
from a large amount of  
on-chip memory, such  
as wireless  
YAB  
18  
Address  
External  
XAB  
PAB  
DAB  
Generation  
Unit  
Address  
Bus  
Address  
Switch  
Six-Channel  
DMA Unit  
External  
Bus  
24-Bit  
13  
Interface  
and Inst.  
Cache  
Bootstrap  
ROM  
DSP56300  
Core  
Control  
Control  
infrastructure  
applications.  
DDB  
YDB  
XDB  
PDB  
GDB  
24  
External  
Data Bus  
Switch  
Internal  
Data  
Bus  
Data  
Switch  
Power  
EXTAL  
XTAL  
Management  
Clock  
Generator  
Data ALU  
5
Program  
Interrupt  
Controller  
Program  
Decode  
Program  
Address  
Generator  
+
56-bit MAC  
24 × 24 56  
JTAG  
Two 56-bit Accumulators  
56-bit Barrel Shifter  
PLL  
2
Controller  
OnCE™  
DE  
MODA/IRQA  
MODB/IRQB  
MODC/IRQC  
MODD/IRQD  
RESET  
PINIT/NMI  
Figure 1. DSP56309 Block Diagram  
The DSP56309 is a member of the DSP56300  
core family of programmable CMOS digital  
signal processors (DSPs). The DSP56300 core  
includes a barrel shifter, 24-bit addressing, an  
instruction cache, and direct memory access  
(DMA). The DSP56309 offers 100 MIPS at  
3.0–3.6 V using an internal 100 MHz clock.  
The large on-chip memory is ideal for  
wireless infrastructure and wireless local-loop  
applications. The DSP56300 core family  
offers a new level of performance in speed  
and power provided by its rich instruction set  
and low-power dissipation, thus enabling a  
new generation of wireless, multimedia, and  
telecommunications products.  
Note: This document contains information on a new product. Specifications and information herein are subject to change without notice.  

与DSP56309PV100相关器件

型号 品牌 获取价格 描述 数据表
DSP56309UM MOTOROLA

获取价格

24-Bit Digital Signal Processor
DSP56309UMAD ETC

获取价格

DSP56309 Users Manual Addendum
DSP56309VF100 MOTOROLA

获取价格

Digital Signal Processor, 24-Bit Size, 24-Ext Bit, 100MHz, CMOS, PBGA196, MOLD ARRAY PROCE
DSP56311 MOTOROLA

获取价格

DSP56311 Device Errata for Mask
DSP56311 FREESCALE

获取价格

24-Bit Digital Signal Processor
DSP56311CE1K34A MOTOROLA

获取价格

DSP56311 Device Errata for Mask
DSP56311EVMIG_D ETC

获取价格

DSP56311EVMIG DSP56311EVM Sample Code
DSP56311EVMUM ETC

获取价格

DSP56311 Evaluation Module Hardware Reference Manual
DSP56311FACT ETC

获取价格

DSP56311 Higher performance programmable DSP for demanding voice and data applications
DSP56311UM ETC

获取价格

DSP56311 24-Bit Digital Signal Processor Users Manual