5秒后页面跳转
DSP56002RC40 PDF预览

DSP56002RC40

更新时间: 2024-11-01 22:12:35
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 微控制器和处理器外围集成电路数字信号处理器装置时钟
页数 文件大小 规格书
110页 662K
描述
24-BIT DIGITAL SIGNAL PROCESSOR

DSP56002RC40 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:PGA包装说明:PGA, PGA88,13X13MOD
针数:132Reach Compliance Code:unknown
ECCN代码:3A991.A.2HTS代码:8542.31.00.01
风险等级:5.46Is Samacsys:N
其他特性:3 EXECUTION UNITS; 20 MIPS; ON-CHIP EMULATION; PHASE LOCKED LOOP地址总线宽度:16
桶式移位器:NO位大小:24
边界扫描:NO最大时钟频率:40 MHz
外部数据总线宽度:24格式:FIXED POINT
集成缓存:NO内部总线架构:MULTIPLE
JESD-30 代码:S-CPGA-P132JESD-609代码:e0
长度:34.545 mm低功率模式:NO
DMA 通道数量:外部中断装置数量:3
串行 I/O 数:2端子数量:132
计时器数量:1片上数据RAM宽度:24
片上程序ROM宽度:最高工作温度:105 °C
最低工作温度:-40 °C封装主体材料:CERAMIC, METAL-SEALED COFIRED
封装代码:PGA封装等效代码:PGA88,13X13MOD
封装形状:SQUARE封装形式:GRID ARRAY
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
认证状态:Not QualifiedRAM(字数):512
座面最大高度:3.81 mm子类别:Digital Signal Processors
最大压摆率:105 mA最大供电电压:5.5 V
最小供电电压:4.5 V标称供电电压:5 V
表面贴装:NO技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:PIN/PEG端子节距:2.54 mm
端子位置:PERPENDICULAR处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:34.545 mmuPs/uCs/外围集成电路类型:DIGITAL SIGNAL PROCESSOR, OTHER
Base Number Matches:1

DSP56002RC40 数据手册

 浏览型号DSP56002RC40的Datasheet PDF文件第2页浏览型号DSP56002RC40的Datasheet PDF文件第3页浏览型号DSP56002RC40的Datasheet PDF文件第4页浏览型号DSP56002RC40的Datasheet PDF文件第5页浏览型号DSP56002RC40的Datasheet PDF文件第6页浏览型号DSP56002RC40的Datasheet PDF文件第7页 
Order this document by:  
DSP56002/D, Rev. 3  
SEMICONDUCTOR TECHNICAL DATA  
DSP56002  
24-BIT DIGITAL SIGNAL PROCESSOR  
The DSP56002 is a MPU-style general purpose Digital Signal Processor (DSP) composed of an  
efficient 24-bit DSP core, program and data memories, various peripherals, and support  
circuitry. The DSP56000 core is fed by on-chip Program RAM, and two independent data RAMs.  
The DSP56002 contains a Serial Communication Interface (SCI), Synchronous Serial Interface (SSI),  
parallel Host Interface (HI), Timer/ Event Counter, Phase Lock Loop (PLL), and an On-Chip  
Emulation (OnCE™) port. This combination of features, illustrated in Figure 1, makes the  
DSP56002 a cost-effective, high-performance solution for high-precision general purpose digital  
signal processing.  
16-bit Bus  
24-bit Bus  
1
6
3
15  
Program  
Memory  
512 × 24 RAM  
64 × 24 ROM  
(boot)  
X Data  
Memory  
256 × 24 RAM  
256 × 24 ROM  
(A-law/ µ-law)  
24-bit  
Timer/  
Event  
Sync.  
Serial  
Comm.  
(SCI)  
Host  
Interface  
(HI)  
Y Data  
Memory  
256 × 24 RAM  
256 × 24 ROM  
(sine)  
Serial  
(SSI)  
or I/O  
Counter  
or I/O  
or I/O  
External  
Address  
Bus  
PAB  
Address  
16  
Address  
Generation  
Unit  
24-bit  
56000 DSP  
Core  
XAB  
YAB  
Switch  
GDB  
PDB  
XDB  
YDB  
External  
Data  
Bus  
Internal  
Data  
Bus  
Data  
24  
Switch  
Switch  
OnCE™  
Port  
Control  
10  
Bus  
Control  
Program  
Program  
Address  
Data ALU  
24 × 24 + 56 56-bit MAC  
Two 56-bit Accumulators  
Interrupt  
Control  
Decode  
Controller  
Generator  
Clock  
PLL  
Gen.  
Program Control Unit  
7
4
3
IRQ  
AA0604  
Figure 1 DSP56002 Block Diagram  
©1996 MOTOROLA, INC.  
 

与DSP56002RC40相关器件

型号 品牌 获取价格 描述 数据表
DSP56002UM ETC

获取价格

DSP56002 24-Bit Digital Signal Processor User
DSP56002UMAD ETC

获取价格

Addendum to 24-Bit Digital Signal Processor Users Manual
DSP56004 FREESCALE

获取价格

SYMPHONY AUDIO DSP FAMILY 24-BIT DIGITAL SIGNAL PROCESSORS
DSP56004/D FREESCALE

获取价格

SYMPHONY AUDIO DSP FAMILY 24-BIT DIGITAL SIGNAL PROCESSORS
DSP56004FJ40 ETC

获取价格

24-Bit Digital Signal Processor
DSP56004FJ50 FREESCALE

获取价格

SYMPHONY AUDIO DSP FAMILY 24-BIT DIGITAL SIGNAL PROCESSORS
DSP56004FJ66 FREESCALE

获取价格

SYMPHONY AUDIO DSP FAMILY 24-BIT DIGITAL SIGNAL PROCESSORS
DSP56004FJ81 FREESCALE

获取价格

SYMPHONY AUDIO DSP FAMILY 24-BIT DIGITAL SIGNAL PROCESSORS
DSP56004ROM FREESCALE

获取价格

SYMPHONY AUDIO DSP FAMILY 24-BIT DIGITAL SIGNAL PROCESSORS
DSP56004UM ETC

获取价格

DSP56004 24-Bit Digital Signal Processor User