Datasheet > 驱动程序和接口 > 线路驱动器或接收器> DS92LV3242

DS92LV3242

更新时间： 2024-09-26 06:54:43

品牌	Logo	应用领域
美国国家半导体 - NSC		/
页数	文件大小	规格书
30页	1796K
描述
20-85 MHz 32-Bit Channel Link II Serializer/Deserializer

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

DS92LV3242 数据手册

September 17, 2009

DS92LV3241/DS92LV3242

20-85 MHz 32-Bit Channel Link II Serializer/Deserializer

Dual Lane Mode (20 to 50 MHz)

Quad Lane Mode (40 to 85 MHz)

—

General Description

The DS92LV3241 (SER) serializes a 32-bit data bus into 2 or

4 (selectable) embedded clock LVDS serial channels for a

data payload rate up to 2.72 Gbps over cables such as CATx,

or backplanes FR-4 traces. The companion DS92LV3242

(DES) deserializes the 2 or 4 LVDS serial data channels, de-

skews channel-to-channel delay variations and converts the

LVDS data stream back into a 32-bit LVCMOS parallel data

bus.

Simplified Clocking Architecture

■

No separate serial clock line

No reference clock required

Receiver locks to random data

—

On-chip Signal Conditioning for Robust Serial

Connectivity

■

Transmit Pre-Emphasis

Data randomization

—

On-chip data Randomization/Scrambling and DC balance en-

coding and selectable serializer Pre-emphasis ensure a ro-

bust, low-EMI transmission over longer, lossy cables and

backplanes. The Deserializer automatically locks to incoming

data without an external reference clock or special sync pat-

terns, providing an easy “plug-and-lock” operation.

DC-balance encoding

Receive channel deskew

Supports up to 10m CAT-5 at 2.7 Gbps

Integrated LVDS Terminations

■

By embedding the clock in the data payload and including

signal conditioning functions, the Channel-Link II SerDes de-

vices reduce trace count, eliminate skew issues, simplify

design effort and lower cable/connector cost for a wide variety

of video, control and imaging applications. A built-in AT-

SPEED BIST feature validates link integrity and may be used

for system diagnostics.

Built-in AT-SPEED BIST for end-to-end system testing

AC-coupled interconnect for isolation and fault protection

> 4KV HBM ESD protection

Space-saving 64-pin TQFP package

Full industrial temperature range : -40° to +85°C

Applications

Features

Industrial imaging (Machine-vision) and control

■

Wide Operating Range Embedded Clock SER/DES

■

Security & Surveillance cameras and infrastructure

Up to 32-bit parallel LVCMOS data

20 to 85 MHz parallel clock

—

Medical imaging

Up to 30 bits per pixel, VGA to HD video transport and

Up to 2.72 Gbps application data paylod

display

Selectable Serial LVDS Bus Width

■

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

301036

www.national.com

12 3 4 5 6 7...30

中文翻译

下载PDF

与DS92LV3242相关器件

型号	品牌	获取价格	描述	数据表
DS92LV3242TVS	TI	获取价格	DS92LV3241/DS92LV3242 20-85 MHz 32-Bit Channel Link II Serializer / Deserializer
DS92LV3242TVS	NSC	获取价格	20-85 MHz 32-Bit Channel Link II Serializer/Deserializer
DS92LV3242TVS/NOPB	TI	获取价格	20-85MHz 32 位频道链接 II 解串器 \| PAG \| 64 \| -40 to
DS92LV3242TVSX	NSC	获取价格	20-85 MHz 32-Bit Channel Link II Serializer/Deserializer
DS92LV3242TVSX	TI	获取价格	DS92LV3241/DS92LV3242 20-85 MHz 32-Bit Channel Link II Serializer / Deserializer
DS92LV3242TVSX/NOPB	TI	获取价格	20-85MHz 32 位频道链接 II 解串器 \| PAG \| 64 \| -40 to
DS92LV8028	NSC	获取价格	8 Channel 10:1 Serializer
DS92LV8028	TI	获取价格	8 通道 10:1 串行器
DS92LV8028TUF	NSC	获取价格	IC OCTAL LINE DRIVER, PBGA196, LBGA-196, Line Driver or Receiver
DS92LV8028TUF/NOPB	NSC	获取价格	IC OCTAL LINE DRIVER, PBGA196, LBGA-196, Line Driver or Receiver

与DS92LV3242相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

9
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

8
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

12
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

19

产品中心

服务支持

精选活动

关于我们

帮助中心

DS92LV3242

DS92LV3242 数据手册

与DS92LV3242相关器件

与DS92LV3242相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

DS92LV3242

DS92LV3242 数据手册

与DS92LV3242相关器件

与DS92LV3242相关文章

您还可以找

您在本页遇到什么问题？