Datasheet > 驱动程序和接口 > 线路驱动器或接收器> DS92LV3222

DS92LV3222

更新时间： 2024-09-25 06:54:43

品牌	Logo	应用领域
美国国家半导体 - NSC		/
页数	文件大小	规格书
24页	1435K
描述
20-50 MHz 32-Bit Channel Link II Serializer / Deserializer

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

DS92LV3222 数据手册

January 19, 2010

DS92LV3221/DS92LV3222

20-50 MHz 32-Bit Channel Link II Serializer / Deserializer

General Description

Features

The DS92LV3221 (SER) serializes a 32-bit data bus into 2

embedded clock LVDS serial channels for a data payload rate

up to 1.6 Gbps over cables such as CATx, or backplanes FR-4

traces. The companion DS92LV3222 (DES) deserializes the

2 LVDS serial data channels, de-skews channel-to-channel

delay variations and converts the LVDS data stream back into

a 32-bit LVCMOS parallel data bus.

Wide Operating Range Embedded Clock SER/DES

■

Up to 32-bit parallel LVCMOS data

20 to 50 MHz parallel clock

—

Up to 1.6 Gbps application data paylod

Simplified Clocking Architecture

■

No separate serial clock line

No reference clock required

Receiver locks to random data

—

On-chip data Randomization/Scrambling and DC balance en-

coding and selectable serializer Pre-emphasis ensure a ro-

bust, low-EMI transmission over longer, lossy cables and

backplanes. The Deserializer automatically locks to incoming

data without an external reference clock or special sync pat-

terns, providing an easy “plug-and-lock” operation.

On-chip Signal Conditioning for Robust Serial

Connectivity

Transmit Pre-Emphasis

Data randomization

—

By embedding the clock in the data payload and including

signal conditioning functions, the Channel-Link II SerDes de-

vices reduce trace count, eliminate skew issues, simplify

design effort and lower cable/connector cost for a wide variety

of video, control and imaging applications. A built-in AT-

SPEED BIST feature validates link integrity and may be used

for system diagnostics.

DC-balance encoding

Receive channel deskew

Supports up to 10m CAT-5 at 1.6Gbps

Integrated LVDS Terminations

■

Built-in AT-SPEED BIST for end-to-end system testing

AC-coupled interconnect for isolation and fault protection

> 4KV HBM ESD protection

Space-saving 64-pin TQFP package

Full industrial temperature range : -40° to +85°C

Applications

Industrial imaging (Machine-vision) and control

■

Security & Surveillance cameras and infrastructure

Medical imaging

Block Diagram

30105727

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

301057

www.national.com

12 3 4 5 6 7...24

中文翻译

下载PDF

与DS92LV3222相关器件

型号	品牌	获取价格	描述	数据表
DS92LV3222TVS	NSC	获取价格	20-50 MHz 32-Bit Channel Link II Serializer / Deserializer
DS92LV3222TVS/NOPB	TI	获取价格	20-50MHz 32 位频道链接 II 解串器 \| PAG \| 64 \| -40 to
DS92LV3222TVSX	NSC	获取价格	20-50 MHz 32-Bit Channel Link II Serializer / Deserializer
DS92LV3222TVSX/NOPB	TI	获取价格	20-50MHz 32 位频道链接 II 解串器 \| PAG \| 64 \| -40 to
DS92LV3241	NSC	获取价格	20-85 MHz 32-Bit Channel Link II Serializer/Deserializer
DS92LV3241	TI	获取价格	DS92LV3241/DS92LV3242 20-85 MHz 32-Bit Channel Link II Serializer / Deserializer
DS92LV3241_10	NSC	获取价格	Improving the Robustness of Channel Link Designs with Channel Link II Ser/Des
DS92LV3241_14	TI	获取价格	20-85 MHz 32-Bit Channel Link II Serializer / Deserializer
DS92LV3241TVS	NSC	获取价格	20-85 MHz 32-Bit Channel Link II Serializer/Deserializer
DS92LV3241TVS	TI	获取价格	DS92LV3241/DS92LV3242 20-85 MHz 32-Bit Channel Link II Serializer / Deserializer

与DS92LV3222相关文章

SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

11
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

14
摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

81
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

72

产品中心

服务支持

精选活动

关于我们

帮助中心

DS92LV3222

DS92LV3222 数据手册

与DS92LV3222相关器件

与DS92LV3222相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

DS92LV3222

DS92LV3222 数据手册

与DS92LV3222相关器件

与DS92LV3222相关文章

您还可以找

您在本页遇到什么问题？