5秒后页面跳转
DS92LV1021TMSAX PDF预览

DS92LV1021TMSAX

更新时间: 2024-11-18 13:07:27
品牌 Logo 应用领域
美国国家半导体 - NSC /
页数 文件大小 规格书
18页 380K
描述
IC LINE DRIVER, PDSO28, SSOP-28, Line Driver or Receiver

DS92LV1021TMSAX 技术参数

是否Rohs认证: 不符合生命周期:Transferred
包装说明:SSOP-28Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.09差分输出:YES
驱动器位数:1输入特性:STANDARD
接口集成电路类型:LINE DRIVER接口标准:GENERAL PURPOSE
JESD-30 代码:R-PDSO-G28JESD-609代码:e0
长度:10.2 mm湿度敏感等级:1
功能数量:1端子数量:28
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:SSOP
封装等效代码:SSOP28,.3封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH峰值回流温度(摄氏度):235
电源:3.3 V认证状态:Not Qualified
最大接收延迟:座面最大高度:2 mm
子类别:Line Driver or Receivers最大压摆率:55 mA
最大供电电压:3.6 V最小供电电压:3 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:5.29 mm
Base Number Matches:1

DS92LV1021TMSAX 数据手册

 浏览型号DS92LV1021TMSAX的Datasheet PDF文件第2页浏览型号DS92LV1021TMSAX的Datasheet PDF文件第3页浏览型号DS92LV1021TMSAX的Datasheet PDF文件第4页浏览型号DS92LV1021TMSAX的Datasheet PDF文件第5页浏览型号DS92LV1021TMSAX的Datasheet PDF文件第6页浏览型号DS92LV1021TMSAX的Datasheet PDF文件第7页 
December 2002  
DS92LV1021 and DS92LV1210  
16-40 MHz 10 Bit Bus LVDS Serializer and Deserializer  
due to charged cable conditions. The DS92LV1021 output  
General Description  
®
pins may be TRI-STATE  
to achieve a high impedance  
The DS92LV1021 transforms a 10-bit wide parallel CMOS/  
TTL data bus into a single high speed Bus LVDS serial data  
stream with embedded clock. The DS92LV1210 receives the  
Bus LVDS serial data stream and transforms it back into a  
10-bit wide parallel data bus and separates clock. The  
DS92LV1021 may transmit data over heavily loaded back-  
planes or 10 meters of cable. The reduced cable, PCB trace  
count and connector size saves cost and makes PCB design  
layout easier. Clock-to-data and data-to-data skew are elimi-  
nated since one output will transmit both clock and all data  
bits serially. The powerdown pin is used to save power, by  
reducing supply current when either device is not in use. The  
Serializer has a synchronization mode that should be acti-  
vated upon power-up of the device. The Deserializer will  
establish lock to this signal within 1024 cycles, and will flag  
Lock status. The embedded clock guarantees a transition on  
the bus every 12-bit cycle; eliminating transmission errors  
state. The PLL can lock to frequencies between 16 MHz and  
40 MHz.  
Features  
n Guaranteed transition every data transfer cycle  
n Single differential pair eliminates multi-channel skew  
n Flow-through pinout for easy PCB layout  
n 400 Mbps serial Bus LVDS bandwidth (at 40 MHz clock)  
n 10-bit parallel interface for 1 byte data plus 2 control bits  
n Synchronization mode and LOCK indicator  
n Programmable edge trigger on clock  
n High impedance on receiver inputs when power is off  
n Bus LVDS serial output rated for 27load  
n Small 28-lead SSOP package-MSA  
Block Diagrams  
10011001  
TRI-STATE® is a registered trademark of National Semiconductor Corporation.  
© 2002 National Semiconductor Corporation  
DS100110  
www.national.com  

与DS92LV1021TMSAX相关器件

型号 品牌 获取价格 描述 数据表
DS92LV1021TMSAX/NOPB NSC

获取价格

IC LINE DRIVER, PDSO28, SSOP-28, Line Driver or Receiver
DS92LV1021TMSAX/NOPB TI

获取价格

16 MHz - 40 MHz 10-Bit Serializer 28-SSOP
DS92LV1023 NSC

获取价格

40-66 MHz 10 Bit Bus LVDS Serializer and Deserializer
DS92LV1023E NSC

获取价格

30-66 MHz 10 Bit Bus LVDS Serializer
DS92LV1023EMQ NSC

获取价格

30-66 MHz 10 Bit Bus LVDS Serializer
DS92LV1023EMQX TI

获取价格

LINE DRIVER, PDSO28, PLASTIC, SSOP-28
DS92LV1023EMQX/NOPB TI

获取价格

30-66 MHz 10-Bit Serializer 28-SSOP -40 to 85
DS92LV1023TMSA NSC

获取价格

40-66 MHz 10 Bit Bus LVDS Serializer and Deserializer
DS92LV1023TMSA/NOPB NSC

获取价格

IC LINE DRIVER, PDSO28, SSOP-28, Line Driver or Receiver
DS92LV1023TMSAX NSC

获取价格

暂无描述