5秒后页面跳转
DS92LV0412SQ/NOPB PDF预览

DS92LV0412SQ/NOPB

更新时间: 2024-02-09 13:22:55
品牌 Logo 应用领域
德州仪器 - TI 驱动接口集成电路
页数 文件大小 规格书
53页 707K
描述
具有 LVDS 并行接口的 5 - 50MHz Channel Link II 解串器 | RHS | 48 | -40 to 85

DS92LV0412SQ/NOPB 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active包装说明:HVQCCN, LCC48,.27SQ,20
Reach Compliance Code:compliantECCN代码:5A991.B.1
HTS代码:8542.39.00.01风险等级:5.11
差分输出:NO接口集成电路类型:LINE DRIVER
JESD-30 代码:S-PQCC-N48JESD-609代码:e3
长度:7 mm湿度敏感等级:3
功能数量:1端子数量:48
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:HVQCCN
封装等效代码:LCC48,.27SQ,20封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE峰值回流温度(摄氏度):260
电源:1.8,3.3 V认证状态:Not Qualified
最大接收延迟:接收器位数:1
座面最大高度:0.8 mm子类别:Line Driver or Receivers
最大压摆率:95 mA标称供电电压:1.8 V
电源电压1-最大:1.89 V电源电压1-分钟:1.71 V
电源电压1-Nom:1.8 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:7 mmBase Number Matches:1

DS92LV0412SQ/NOPB 数据手册

 浏览型号DS92LV0412SQ/NOPB的Datasheet PDF文件第2页浏览型号DS92LV0412SQ/NOPB的Datasheet PDF文件第3页浏览型号DS92LV0412SQ/NOPB的Datasheet PDF文件第4页浏览型号DS92LV0412SQ/NOPB的Datasheet PDF文件第5页浏览型号DS92LV0412SQ/NOPB的Datasheet PDF文件第6页浏览型号DS92LV0412SQ/NOPB的Datasheet PDF文件第7页 
DS92LV0411, DS92LV0412  
www.ti.com  
SNLS331B MAY 2010REVISED APRIL 2013  
DS92LV0411 / DS92LV0412 5 - 50 MHz Channel Link II Serializer/Deserializer with LVDS  
Parallel Interface  
Check for Samples: DS92LV0411, DS92LV0412  
1
FEATURES  
DESCRIPTION  
The DS92LV0411 (serializer) and DS92LV0412  
(deserializer) chipset translates a Channel Link LVDS  
video interface (4 LVDS Data + LVDS Clock) into a  
high-speed serialized interface over a single CML  
pair.  
2
5-Channel (4 data + 1 clock) Channel Link  
LVDS Parallel Interface Supports 24-bit Data  
3-bit Control at 5 – 50 MHz  
AC Coupled STP Interconnect up to 10 Meters  
in Length  
The DS92LV0411/DS92LV0412 enables applications  
that currently use the popular Channel Link or  
Channel Link style devices to seamlessly upgrade to  
an embedded clock interface to reduce interconnect  
cost or ease design challenges. The parallel LVDS  
interface also reduces FPGA I/O pins, board trace  
count and alleviates EMI issues, when compared to  
traditional single-ended wide bus interfaces.  
Integrated Serial CML Terminations  
AT–SPEED BIST Mode and Status Pin  
Optional I2C Compatible Serial Control Bus  
Power Down Mode Minimizes Power  
Dissipation  
1.8V or 3.3V Compatible Control Pin Interface  
>8 kV ESD (HBM) Protection  
Programmable  
transmit  
de-emphasis,  
receive  
-40° to +85°C Temperature Range  
SERIALIZER – DS92LV0411  
equalization, on-chip scrambling and DC balancing  
enables longer distance transmission over lossy  
cables  
and  
backplanes.  
The  
Deserializer  
Data Scrambler for Reduced EMI  
DC–Balance Encoder for AC Coupling  
automatically locks to incoming data without an  
external reference clock or special sync patterns,  
providing easy “plug-and-go” operation.  
Selectable Output VOD and Adjustable De-  
Emphasis  
The  
DS92LV0411  
and  
DS92LV0412  
are  
programmable though an I2C interface as well as by  
pins. A built-in AT-SPEED BIST feature validates link  
integrity and may be used for system diagnostics.  
DESERIALIZER – DS92LV0412  
Random Data Lock; No Reference Clock  
Required  
The DS92LV0411 and DS92LV0412 can be used  
Adjustable Input Receiver Equalization  
interchangeably  
with  
the  
DS92LV2411  
or  
EMI Minimization on Output Parallel Bus  
(Spread Spectrum Clock Generation and LVDS  
VOD Select)  
DS92LV2412. This allows designers the flexibility to  
connect to the host device and receiving devices with  
different interface types, LVDS or LVCMOS.  
APPLICATIONS  
Embedded Video and Display  
Machine Vision, Industrial Imaging, Medical  
Imaging  
Office Automation — Printers, Scanners,  
Copiers  
Security and Video Surveillance  
General purpose data communication  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
2
All trademarks are the property of their respective owners.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 2010–2013, Texas Instruments Incorporated  

与DS92LV0412SQ/NOPB相关器件

型号 品牌 描述 获取价格 数据表
DS92LV0412SQE NSC 5 - 50 MHz Channel Link II Serializer/Deserializer with LVDS Parallel Interface

获取价格

DS92LV0412SQE/NOPB TI 具有 LVDS 并行接口的 5 - 50MHz Channel Link II 解串器 |

获取价格

DS92LV0412SQENOPB NSC IC LINE RECEIVER, QCC48, 7 X 7 MM, 0.80 MM HEIGHT, 0.50 MM PITCH, ROHS COMPLIANT, LLP-48,

获取价格

DS92LV0412SQNOPB NSC 暂无描述

获取价格

DS92LV0412SQX NSC 5 - 50 MHz Channel Link II Serializer/Deserializer with LVDS Parallel Interface

获取价格

DS92LV0412SQX/NOPB TI 具有 LVDS 并行接口的 5 - 50MHz Channel Link II 解串器 |

获取价格