Datasheet > DS90UB913QSQE/NOPB

DS90UB913QSQE/NOPB

更新时间： 2024-09-27 12:26:55

品牌	Logo	应用领域
TAOS		光电二极管
页数	文件大小	规格书
63页	1331K
描述
DS90UB913Q/DS90UB914Q 10-100MHz 10/12- Bit DC-Balanced FPD-Link III Serializer and Deserializer with Bidirectional Control Channel

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

DS90UB913QSQE/NOPB 数据手册

浏览型号DS90UB913QSQE/NOPB的Datasheet PDF文件第2页

浏览型号DS90UB913QSQE/NOPB的Datasheet PDF文件第3页

浏览型号DS90UB913QSQE/NOPB的Datasheet PDF文件第4页

浏览型号DS90UB913QSQE/NOPB的Datasheet PDF文件第5页

浏览型号DS90UB913QSQE/NOPB的Datasheet PDF文件第6页

浏览型号DS90UB913QSQE/NOPB的Datasheet PDF文件第7页

DS90UB913Q, DS90UB914Q

www.ti.com

SNLS420B –JULY 2012–REVISED APRIL 2013

DS90UB913Q/DS90UB914Q 10-100MHz 10/12- Bit DC-Balanced FPD-Link III Serializer and

Deserializer with Bidirectional Control Channel

Check for Samples: DS90UB913Q, DS90UB914Q

FEATURES

DESCRIPTION

The DS90UB913Q/DS90UB914Q chipset offers a

FPD-Link III interface with a high-speed forward

channel and a bidirectional control channel for data

transmission over a single differential pair. The

DS90UB913Q/914Q chipsets incorporate differential

signaling on both the high-speed forward channel and

bidirectional control channel data paths. The

Serializer/ Deserializer pair is targeted for

connections between imagers and video processors

in an ECU (Electronic Control Unit). This chipset is

ideally suited for driving video data requiring up to 12

bit pixel depth plus two synchronization signals along

with bidirectional control channel bus.

•

10 MHz to 100 MHz Input Pixel Clock Support

Single Differential Pair Interconnect

Programmable Data Payload:

•

–

10 bit Payload up to 100Mhz

12 bit Payload up to 75MHz

•

Continuous Low Latency Bidirectional Control

Interface Channel with I²C support@400kHz

2:1 Multiplexer to Choose Between Two Input

Imagers

Embedded Clock With DC Balanced Coding to

Support AC-Coupled Interconnects

There is a multiplexer at the Deserializer to choose

between two input imagers. The Deserializer can

have only one active input imager. The primary video

transport converts 10/12 bit data over a single high-

speed serial stream, along with a separate low

latency bidirectional control channel transport that

accepts control information from an I2C port and is

independent of video blanking period.

Capable of Driving up to 25 Meters Shielded

Twisted-pair

Receive Equalizer Automatically Adapts for

Changes in Cable Loss

4 Dedicated General Purpose Input (GPI)/

Output (GPO)

LOCK Output Reporting Pin and AT-SPEED

BIST Diagnosis Feature to Validate Link

Integrity

Using TI’s embedded clock technology allows

transparent full-duplex communication over a single

differential pair, carrying asymmetrical bidirectional

control channel information in both directions. This

single serial stream simplifies transferring a wide data

bus over PCB traces and cable by eliminating the

skew problems between parallel data and clock

paths. This significantly saves system cost by

narrowing data paths that in turn reduce PCB layers,

cable width, and connector size and pins. In addition,

the Deserializer inputs provide adaptive equalization

to compensate for loss from the media over longer

distances. Internal DC balanced encoding/decoding is

used to support AC-Coupled interconnects. The

Serializer is offered in a 32-pin WQFN package and

•

1.8V, 2.8V or 3.3V Compatible Parallel Inputs

on Serializer

•

Single Power Supply at 1.8V

ISO 10605 and IEC 61000-4-2 ESD Compliant

Automotive Grade Product: AEC-Q100 Grade 2

Qualified

•

Temperature Range −40°C to +105°C

Small Serializer Footprint (5mm x 5mm)

EMI/EMC Mitigation - Deserializer

–

Programmable Spread Spectrum (SSCG)

Outputs.

the Deserializer is offered in

package.

a 48-pin WQFN

–

Receiver Staggered Outputs

APPLICATIONS

•

Front or Rear View Camera for Collision

Mitigation

•

Surround View for Parking Assistance

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

12 3 4 5 6 7...63

中文翻译

下载PDF

与DS90UB913QSQE/NOPB相关器件

型号	品牌	获取价格	描述	数据表
DS90UB913QSQX/NOPB	TI	获取价格	10MHz 至 100MHz 10/12 位 FPD-Link III 串行器 \| RTV
DS90UB913QSQX/NOPB	TAOS	获取价格	DS90UB913Q/DS90UB914Q 10-100MHz 10/12- Bit DC-Balanced FPD-Link III Serializer and Deseria
DS90UB914A-Q1	TI	获取价格	25-MHz to 100-MHz 10/12-Bit FPD-Link III Deserializer
DS90UB914ATRHSJQ1	TI	获取价格	DS90UB913A-Q1/DS90UB914A-Q1 25 to100 MHz 10/12-Bit
DS90UB914ATRHSRQ1	TI	获取价格	DS90UB913A-Q1/DS90UB914A-Q1 25 to100 MHz 10/12-Bit
DS90UB914ATRHSTQ1	TI	获取价格	DS90UB913A-Q1/DS90UB914A-Q1 25 to100 MHz 10/12-Bit
DS90UB914Q	TAOS	获取价格	DS90UB913Q/DS90UB914Q 10-100MHz 10/12- Bit DC-Balanced FPD-Link III Serializer and Deseria
DS90UB914Q-Q1	TI	获取价格	10MHz 至 100MHz、10/12 位 FPD-Link III 解串器
DS90UB914QSQ/NOPB	TAOS	获取价格	DS90UB913Q/DS90UB914Q 10-100MHz 10/12- Bit DC-Balanced FPD-Link III Serializer and Deseria
DS90UB914QSQ/NOPB	TI	获取价格	10MHz 至 100MHz、10/12 位 FPD-Link III 解串器 \| RHS

与DS90UB913QSQE/NOPB相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

20
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

16
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

18
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

29

产品中心

服务支持

精选活动

关于我们

帮助中心

DS90UB913QSQE/NOPB

DS90UB913QSQE/NOPB 数据手册

与DS90UB913QSQE/NOPB相关器件

与DS90UB913QSQE/NOPB相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

DS90UB913QSQE/NOPB

DS90UB913QSQE/NOPB 数据手册

与DS90UB913QSQE/NOPB相关器件

与DS90UB913QSQE/NOPB相关文章

您还可以找

您在本页遇到什么问题？