5秒后页面跳转
DS90LV001TLD PDF预览

DS90LV001TLD

更新时间: 2024-10-26 22:10:27
品牌 Logo 应用领域
美国国家半导体 - NSC 线路驱动器或接收器驱动程序和接口接口集成电路光电二极管
页数 文件大小 规格书
13页 399K
描述
3.3V LVDS-LVDS Buffer

DS90LV001TLD 技术参数

是否Rohs认证: 不符合生命周期:Transferred
包装说明:LLP-8Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.25Is Samacsys:N
差分输出:YES驱动器位数:1
高电平输入电流最大值:0.00002 A输入特性:DIFFERENTIAL
接口集成电路类型:LINE RECEIVER接口标准:EIA-644-A; TIA-644-A
JESD-30 代码:S-PDSO-N8JESD-609代码:e0
长度:3 mm湿度敏感等级:1
功能数量:1端子数量:8
最高工作温度:85 °C最低工作温度:-40 °C
最小输出摆幅:0.25 V封装主体材料:PLASTIC/EPOXY
封装代码:VSON封装等效代码:SOLCC8,.11,20
封装形状:SQUARE封装形式:SMALL OUTLINE, VERY THIN PROFILE
峰值回流温度(摄氏度):235电源:3.3 V
认证状态:Not Qualified最大接收延迟:2 ns
接收器位数:1座面最大高度:0.8 mm
子类别:Line Driver or Receivers最大压摆率:70 mA
最大供电电压:3.6 V最小供电电压:3 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:NO LEAD
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:3 mm
Base Number Matches:1

DS90LV001TLD 数据手册

 浏览型号DS90LV001TLD的Datasheet PDF文件第2页浏览型号DS90LV001TLD的Datasheet PDF文件第3页浏览型号DS90LV001TLD的Datasheet PDF文件第4页浏览型号DS90LV001TLD的Datasheet PDF文件第5页浏览型号DS90LV001TLD的Datasheet PDF文件第6页浏览型号DS90LV001TLD的Datasheet PDF文件第7页 
April 2001  
DS90LV001  
3.3V LVDS-LVDS Buffer  
General Description  
An output enable pin is provided, which allows the user to  
place the LVDS output in TRI-STATE.  
The DS90LV001 LVDS-LVDS Buffer takes an LVDS input  
signal and provides an LVDS output signal. In many large  
systems, signals are distributed across backplanes, and one  
of the limiting factors for system speed is the ’stub length’ or  
the distance between the transmission line and the untermi-  
nated receivers on individual cards. Although it is generally  
recognized that this distance should be as short as possible  
to maximize system performance, real-world packaging con-  
cerns often make it difficult to make the stubs as short as the  
designer would like.  
The DS90LV001 is offered in two package options, an 8 pin  
LLP and SOIC.  
Features  
n Single +3.3 V Supply  
n LVDS receiver inputs accept LVPECL signals  
n TRI-STATE outputs  
<
±
n Receiver input threshold  
100 mV  
n Fast propagation delay of 1.4 ns (typ)  
n Low jitter 800 Mbps fully differential data path  
n 100 ps (typ) of pk-pk jitter with PRBS = 223−1 data  
pattern at 800 Mbps  
n Compatible with ANSI/TIA/EIA-644-A LVDS standard  
n 8 pin SOIC and space saving (70%) LLP package  
n Industrial Temperature Range  
The DS90LV001, available in the LLP (Leadless Leadframe  
Package) package, will allow the receiver to be placed very  
close to the main transmission line, thus improving system  
performance.  
A wide input dynamic range will allow the DS90LV001 to  
receive differential signals from LVPECL as well as LVDS  
sources. This will allow the device to also fill the role of an  
LVPECL-LVDS translator.  
Connection Diagram  
Top View  
DS101338-5  
Order Number DS90LV001TM, DS90LV001TLD  
See NS Package Number M08A, LDA08A  
Block Diagram  
DS101338-2  
© 2001 National Semiconductor Corporation  
DS101338  
www.national.com  

DS90LV001TLD 替代型号

型号 品牌 替代类型 描述 数据表
DS90LV001TLDX/NOPB TI

类似代替

800 Mbps LVDS Buffer
DS90LV001TLD/NOPB TI

类似代替

800-Mbps LVDS buffer 8-WSON -40 to 85
DS90LV001TLD TI

类似代替

DS90LV001 800 Mbps LVDS Buffer

与DS90LV001TLD相关器件

型号 品牌 获取价格 描述 数据表
DS90LV001TLD/NOPB NSC

获取价格

IC LINE RECEIVER, PDSO8, LLP-8, Line Driver or Receiver
DS90LV001TLD/NOPB TI

获取价格

800-Mbps LVDS buffer 8-WSON -40 to 85
DS90LV001TLDX NSC

获取价格

暂无描述
DS90LV001TLDX/NOPB NSC

获取价格

IC LINE RECEIVER, PDSO8, LLP-8, Line Driver or Receiver
DS90LV001TLDX/NOPB TI

获取价格

800 Mbps LVDS Buffer
DS90LV001TM TI

获取价格

DS90LV001 800 Mbps LVDS Buffer
DS90LV001TM NSC

获取价格

3.3V LVDS-LVDS Buffer
DS90LV001TM/NOPB TI

获取价格

800 Mbps LVDS Buffer
DS90LV001TM/NOPB NSC

获取价格

IC LINE RECEIVER, PDSO8, SOIC-8, Line Driver or Receiver
DS90LV001TMX TI

获取价格

DS90LV001 800 Mbps LVDS Buffer