5秒后页面跳转
DS90LV001_15 PDF预览

DS90LV001_15

更新时间: 2024-10-28 02:58:27
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
21页 1302K
描述
800 Mbps LVDS Buffer

DS90LV001_15 数据手册

 浏览型号DS90LV001_15的Datasheet PDF文件第2页浏览型号DS90LV001_15的Datasheet PDF文件第3页浏览型号DS90LV001_15的Datasheet PDF文件第4页浏览型号DS90LV001_15的Datasheet PDF文件第5页浏览型号DS90LV001_15的Datasheet PDF文件第6页浏览型号DS90LV001_15的Datasheet PDF文件第7页 
DS90LV001  
www.ti.com  
SNLS067E JANUARY 2001REVISED APRIL 2013  
DS90LV001 800 Mbps LVDS Buffer  
Check for Samples: DS90LV001  
1
FEATURES  
DESCRIPTION  
The DS90LV001 LVDS-LVDS Buffer takes an LVDS  
input signal and provides an LVDS output signal. In  
many large systems, signals are distributed across  
backplanes, and one of the limiting factors for system  
speed is the "stub length" or the distance between  
the transmission line and the unterminated receivers  
on individual cards. Although it is generally  
recognized that this distance should be as short as  
possible to maximize system performance, real-world  
packaging concerns often make it difficult to make the  
stubs as short as the designer would like.  
2
Single +3.3 V Supply  
LVDS Receiver Inputs Accept LVPECL Signals  
TRI-STATE Outputs  
Receiver Input Threshold < ±100 mV  
Fast Propagation Delay of 1.4 ns (Typ)  
Low Jitter 800 Mbps Fully Differential Data  
Path  
100 ps (Typ) of pk-pk Jitter with PRBS = 2231  
Data Pattern at 800 Mbps  
The DS90LV001, available in the WSON package,  
will allow the receiver to be placed very close to the  
main transmission line, thus improving system  
performance.  
Compatible with ANSI/TIA/EIA-644-A LVDS  
Standard  
8 pin SOIC and Space Saving (70%) WSON  
Package  
A
wide input dynamic range will allow the  
Industrial Temperature Range  
DS90LV001 to receive differential signals from  
LVPECL as well as LVDS sources. This will allow the  
device to also fill the role of an LVPECL-LVDS  
translator.  
An output enable pin is provided, which allows the  
user to place the LVDS output in TRI-STATE.  
The DS90LV001 is offered in two package options,  
an 8 pin WSON and SOIC.  
Connection Diagram  
Figure 1. Top View  
See Package Number D (R-PDSO-G8), NGK0008A  
Block Diagram  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
All trademarks are the property of their respective owners.  
2
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 2001–2013, Texas Instruments Incorporated  

与DS90LV001_15相关器件

型号 品牌 获取价格 描述 数据表
DS90LV001MDC NSC

获取价格

IC LINE RECEIVER, UUC, DIE, Line Driver or Receiver
DS90LV001MWC TI

获取价格

LINE RECEIVER, UUC, WAFER
DS90LV001MWC NSC

获取价格

IC LINE RECEIVER, UUC, WAFER, Line Driver or Receiver
DS90LV001TLD NSC

获取价格

3.3V LVDS-LVDS Buffer
DS90LV001TLD TI

获取价格

DS90LV001 800 Mbps LVDS Buffer
DS90LV001TLD/NOPB NSC

获取价格

IC LINE RECEIVER, PDSO8, LLP-8, Line Driver or Receiver
DS90LV001TLD/NOPB TI

获取价格

800-Mbps LVDS buffer 8-WSON -40 to 85
DS90LV001TLDX NSC

获取价格

暂无描述
DS90LV001TLDX/NOPB NSC

获取价格

IC LINE RECEIVER, PDSO8, LLP-8, Line Driver or Receiver
DS90LV001TLDX/NOPB TI

获取价格

800 Mbps LVDS Buffer