5秒后页面跳转
DS90LV001 PDF预览

DS90LV001

更新时间: 2024-10-26 22:30:55
品牌 Logo 应用领域
美国国家半导体 - NSC /
页数 文件大小 规格书
13页 399K
描述
3.3V LVDS-LVDS Buffer

DS90LV001 数据手册

 浏览型号DS90LV001的Datasheet PDF文件第2页浏览型号DS90LV001的Datasheet PDF文件第3页浏览型号DS90LV001的Datasheet PDF文件第4页浏览型号DS90LV001的Datasheet PDF文件第5页浏览型号DS90LV001的Datasheet PDF文件第6页浏览型号DS90LV001的Datasheet PDF文件第7页 
April 2001  
DS90LV001  
3.3V LVDS-LVDS Buffer  
General Description  
An output enable pin is provided, which allows the user to  
place the LVDS output in TRI-STATE.  
The DS90LV001 LVDS-LVDS Buffer takes an LVDS input  
signal and provides an LVDS output signal. In many large  
systems, signals are distributed across backplanes, and one  
of the limiting factors for system speed is the ’stub length’ or  
the distance between the transmission line and the untermi-  
nated receivers on individual cards. Although it is generally  
recognized that this distance should be as short as possible  
to maximize system performance, real-world packaging con-  
cerns often make it difficult to make the stubs as short as the  
designer would like.  
The DS90LV001 is offered in two package options, an 8 pin  
LLP and SOIC.  
Features  
n Single +3.3 V Supply  
n LVDS receiver inputs accept LVPECL signals  
n TRI-STATE outputs  
<
±
n Receiver input threshold  
100 mV  
n Fast propagation delay of 1.4 ns (typ)  
n Low jitter 800 Mbps fully differential data path  
n 100 ps (typ) of pk-pk jitter with PRBS = 223−1 data  
pattern at 800 Mbps  
n Compatible with ANSI/TIA/EIA-644-A LVDS standard  
n 8 pin SOIC and space saving (70%) LLP package  
n Industrial Temperature Range  
The DS90LV001, available in the LLP (Leadless Leadframe  
Package) package, will allow the receiver to be placed very  
close to the main transmission line, thus improving system  
performance.  
A wide input dynamic range will allow the DS90LV001 to  
receive differential signals from LVPECL as well as LVDS  
sources. This will allow the device to also fill the role of an  
LVPECL-LVDS translator.  
Connection Diagram  
Top View  
DS101338-5  
Order Number DS90LV001TM, DS90LV001TLD  
See NS Package Number M08A, LDA08A  
Block Diagram  
DS101338-2  
© 2001 National Semiconductor Corporation  
DS101338  
www.national.com  

与DS90LV001相关器件

型号 品牌 获取价格 描述 数据表
DS90LV001_08 NSC

获取价格

800 Mbps LVDS Buffer
DS90LV001_14 TI

获取价格

800 Mbps LVDS Buffer
DS90LV001_15 TI

获取价格

800 Mbps LVDS Buffer
DS90LV001MDC NSC

获取价格

IC LINE RECEIVER, UUC, DIE, Line Driver or Receiver
DS90LV001MWC TI

获取价格

LINE RECEIVER, UUC, WAFER
DS90LV001MWC NSC

获取价格

IC LINE RECEIVER, UUC, WAFER, Line Driver or Receiver
DS90LV001TLD NSC

获取价格

3.3V LVDS-LVDS Buffer
DS90LV001TLD TI

获取价格

DS90LV001 800 Mbps LVDS Buffer
DS90LV001TLD/NOPB NSC

获取价格

IC LINE RECEIVER, PDSO8, LLP-8, Line Driver or Receiver
DS90LV001TLD/NOPB TI

获取价格

800-Mbps LVDS buffer 8-WSON -40 to 85