5秒后页面跳转
DS90CR218AMTDX/NOPB PDF预览

DS90CR218AMTDX/NOPB

更新时间: 2024-09-13 13:07:27
品牌 Logo 应用领域
美国国家半导体 - NSC /
页数 文件大小 规格书
12页 242K
描述
IC QUAD LINE RECEIVER, PDSO48, TSSOP-48, Line Driver or Receiver

DS90CR218AMTDX/NOPB 技术参数

是否Rohs认证: 符合生命周期:Transferred
包装说明:TSSOP, TSSOP48,.3,20Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.3差分输出:YES
输入特性:DIFFERENTIAL接口集成电路类型:LINE RECEIVER
接口标准:EIA-644; TIA-644JESD-30 代码:R-PDSO-G48
JESD-609代码:e3长度:12.5 mm
湿度敏感等级:2功能数量:4
端子数量:48最高工作温度:70 °C
最低工作温度:-10 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP48,.3,20
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:3.3 V
认证状态:Not Qualified最大接收延迟:
接收器位数:4座面最大高度:1.2 mm
子类别:Line Driver or Receivers最大压摆率:115 mA
最大供电电压:3.6 V最小供电电压:3 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:6.1 mm
Base Number Matches:1

DS90CR218AMTDX/NOPB 数据手册

 浏览型号DS90CR218AMTDX/NOPB的Datasheet PDF文件第2页浏览型号DS90CR218AMTDX/NOPB的Datasheet PDF文件第3页浏览型号DS90CR218AMTDX/NOPB的Datasheet PDF文件第4页浏览型号DS90CR218AMTDX/NOPB的Datasheet PDF文件第5页浏览型号DS90CR218AMTDX/NOPB的Datasheet PDF文件第6页浏览型号DS90CR218AMTDX/NOPB的Datasheet PDF文件第7页 
May 2002  
DS90CR218  
+3.3V Rising Edge Data Strobe LVDS 21-Bit Channel  
Link Receiver - 75 MHz  
General Description  
Features  
n 20 to 75 MHz shift clock support  
n 50% duty cycle on receiver output clock  
The DS90CR217 (see DS90CR217/218A datasheet) trans-  
mitter converts 21 bits of CMOS/TTL data into three LVDS  
(Low Voltage Differential Signaling) data streams. A phase-  
locked transmit clock is transmitted in parallel with the data  
streams over a fourth LVDS link. Every cycle of the transmit  
clock 21 bits of input data are sampled and transmitted. The  
DS90CR218 receiver converts the three LVDS data streams  
back into 21 bits of CMOS/TTL data. At a transmit clock  
frequency of 75 MHz, 21 bits of TTL data are transmitted at  
a rate of 525 Mbps per LVDS data channel. Using a 75 MHz  
clock, the data throughput is 1.575 Gbit/s (197 Mbytes/sec).  
n Best-in-Class Set & Hold Times on TxINPUTs and  
RxOUTPUTs  
n Low power consumption  
<
n Tx + Rx Powerdown mode 400µW (max)  
±
n
1V common-mode range (around +1.2V)  
n Narrow bus reduces cable size and cost  
n Up to 1.575 Gbps throughput  
n Up to 197 Mbytes/sec bandwidth  
n 345 mV (typ) swing LVDS devices for low EMI  
n PLL requires no external components  
n Rising edge data strobe  
Complete specifications for the DS90CR217 are located in  
the DS90CR217/DS90CR218A datasheet. The DS90CR217  
supports clock rates from 20 to 85 MHz.  
n Compatible with TIA/EIA-644 LVDS standard  
n Low profile 48-lead TSSOP package  
This chipset is an ideal means to solve EMI and cable size  
problems associated with wide, high-speed TTL interfaces.  
Block Diagrams  
DS90CR217  
DS90CR218  
10087101  
10087127  
Order Number DS90CR217MTD  
See NS Package Number MTD48  
Order Number DS90CR218MTD  
See NS Package Number MTD48  
(See DS90CR217/DS90CR218A Datasheet)  
© 2002 National Semiconductor Corporation  
DS100871  
www.national.com  

与DS90CR218AMTDX/NOPB相关器件

型号 品牌 获取价格 描述 数据表
DS90CR218MTD NSC

获取价格

+3.3V Rising Edge Data Strobe LVDS 21-Bit Channel Link - 75 MHz
DS90CR281 NSC

获取价格

28-Bit Channel Link
DS90CR281 TI

获取价格

28-Bit Channel Link
DS90CR281MDC TI

获取价格

SPECIALTY INTERFACE CIRCUIT, UUC56, DIE-56
DS90CR281MTD NSC

获取价格

28-Bit Channel Link
DS90CR281MTD TI

获取价格

LINE DRIVER
DS90CR281MTD/NOPB TI

获取价格

SPECIALTY INTERFACE CIRCUIT, PDSO56, PLASTIC, TSSOP-56
DS90CR281MTDX TI

获取价格

SPECIALTY INTERFACE CIRCUIT, PDSO56, PLASTIC, TSSOP-56
DS90CR281MTDX/NOPB TI

获取价格

SPECIALTY INTERFACE CIRCUIT, PDSO56, PLASTIC, TSSOP-56
DS90CR282 TI

获取价格

28-Bit Channel Link