5秒后页面跳转
DS90CF564MTD PDF预览

DS90CF564MTD

更新时间: 2024-11-04 22:40:11
品牌 Logo 应用领域
美国国家半导体 - NSC 线路驱动器或接收器显示器驱动程序和接口接口集成电路光电二极管
页数 文件大小 规格书
12页 291K
描述
LVDS 18-Bit Color Flat Panel Display (FPD) LinkΑ 65 MHz

DS90CF564MTD 技术参数

是否Rohs认证: 不符合生命周期:Transferred
包装说明:PLASTIC, TSSOP-48Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.29Is Samacsys:N
输入特性:DIFFERENTIAL SCHMITT TRIGGER接口集成电路类型:LINE RECEIVER
接口标准:EIA-644; TIA-644JESD-30 代码:R-PDSO-G48
JESD-609代码:e0长度:12.5 mm
湿度敏感等级:2功能数量:4
端子数量:48最高工作温度:70 °C
最低工作温度:-10 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP48,.3,20
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):235电源:5 V
认证状态:Not Qualified最大接收延迟:
接收器位数:4座面最大高度:1.2 mm
子类别:Line Driver or Receivers标称供电电压:5 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:0.5 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:6.1 mmBase Number Matches:1

DS90CF564MTD 数据手册

 浏览型号DS90CF564MTD的Datasheet PDF文件第2页浏览型号DS90CF564MTD的Datasheet PDF文件第3页浏览型号DS90CF564MTD的Datasheet PDF文件第4页浏览型号DS90CF564MTD的Datasheet PDF文件第5页浏览型号DS90CF564MTD的Datasheet PDF文件第6页浏览型号DS90CF564MTD的Datasheet PDF文件第7页 
July 1997  
DS90CF563/DS90CF564  
LVDS 18-Bit Color Flat Panel Display (FPD) Link—  
65 MHz  
General Description  
Features  
n 20 to 65 MHz shift clk support  
n Up to 171 Mbytes/s bandwidth  
n Cable size is reduced to save cost  
n 290 mV swing LVDS devices for low EMI  
The DS90CF563 transmitter converts 21 bits of CMOS/TTL  
data into three LVDS (Low Voltage Differential Signaling)  
data streams. A phase-locked transmit clock is transmitted in  
parallel with the data streams over a fourth LVDS link. Every  
cycle of the transmit clock 21 bits of input data are sampled  
and transmitted. The DS90CF564 receiver converts the  
LVDS data streams back into 21 bits of CMOS/TTL data. At  
a transmit clock frequency of 65 MHz, 18 bits of RGB data  
<
n Low power CMOS design ( 550 mW typ)  
n Power-down mode saves power ( 0.25 mW)  
<
n PLL requires no external components  
n Low profile 48-lead TSSOP package  
n Falling edge data strobe  
n Compatible with TIA/EIA-644 LVDS standard  
n Single pixel per clock XGA (1024 x 768)  
n Supports VGA, SVGA, XGA and higher  
n 1.3 Gbps throughput  
and  
3 bits of LCD timing and control data (FPLINE,  
FPFRAME, DRDY) are transmitted at a rate of 455 Mbps per  
LVDS data channel. Using a 65 MHz clock, the data through-  
put is 171 Mbytes per second. These devices are offered  
with falling edge data strobes for convenient interface with a  
variety of graphics and LCD panel controllers.  
This chipset is an ideal means to solve EMI and cable size  
problems associated with wide, high speed TTL interfaces.  
Block Diagrams  
DS90CF563  
DS90CF564  
DS012615-2  
DS012615-1  
Order Number DS90CF563MTD  
See NS Package Number MTD48  
Order Number DS90CF564MTD  
See NS Package Number MTD48  
TRI-STATE® is a registered trademark of National Semiconductor Corporation.  
© 1998 National Semiconductor Corporation  
DS012615  
www.national.com  

DS90CF564MTD 替代型号

型号 品牌 替代类型 描述 数据表
DS90CF564MTDX/NOPB NSC

功能相似

IC QUAD LINE RECEIVER, PDSO48, LOW PROFILE, PLASTIC, TSSOP-48, Line Driver or Receiver

与DS90CF564MTD相关器件

型号 品牌 获取价格 描述 数据表
DS90CF564MTD/NOPB NSC

获取价格

IC QUAD LINE RECEIVER, PDSO48, PLASTIC, TSSOP-48, Line Driver or Receiver
DS90CF564MTD/NOPB TI

获取价格

LVDS 18 位色彩平板显示 (FPD) 链接 - 65 MHz | DGG | 48
DS90CF564MTDX/NOPB NSC

获取价格

IC QUAD LINE RECEIVER, PDSO48, LOW PROFILE, PLASTIC, TSSOP-48, Line Driver or Receiver
DS90CF564MTDX/NOPB TI

获取价格

LVDS 18 位色彩平板显示 (FPD) 链接 - 65 MHz | DGG | 48
DS90CF581 NSC

获取价格

LVDS Transmitter 24-Bit Color Flat Panel Display (FPD) Link
DS90CF581MTD NSC

获取价格

LVDS Transmitter 24-Bit Color Flat Panel Display (FPD) Link
DS90CF581MTD/NOPB TI

获取价格

IC LINE DRIVER, PDSO56, PLASTIC, TSSOP-56, Line Driver or Receiver
DS90CF582 NSC

获取价格

LVDS 24-Bit Color Flat Panel Display (FPD) Link
DS90CF582MTD NSC

获取价格

LVDS 24-Bit Color Flat Panel Display (FPD) Link
DS90CF583 NSC

获取价格

LVDS 24-Bit Color Flat Panel Display (FPD) Li