5秒后页面跳转
DS90CF383MTDX/NOPB PDF预览

DS90CF383MTDX/NOPB

更新时间: 2024-09-09 13:01:07
品牌 Logo 应用领域
美国国家半导体 - NSC 显示器光电二极管
页数 文件大小 规格书
9页 221K
描述
IC LINE DRIVER, PDSO56, LOW PROFILE, PLASTIC, TSSOP-56, Line Driver or Receiver

DS90CF383MTDX/NOPB 技术参数

是否Rohs认证:符合生命周期:Transferred
包装说明:LOW PROFILE, PLASTIC, TSSOP-56Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.1Is Samacsys:N
差分输出:YES驱动器位数:5
输入特性:STANDARD接口集成电路类型:LINE DRIVER
接口标准:EIA-644; TIA-644JESD-30 代码:R-PDSO-G56
JESD-609代码:e3长度:14 mm
湿度敏感等级:2功能数量:1
端子数量:56最高工作温度:85 °C
最低工作温度:-40 °C输出特性:TOTEM-POLE
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP56,.3,20
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:3.3 V
认证状态:Not Qualified最大接收延迟:
座面最大高度:1.2 mm子类别:Line Driver or Receivers
最大压摆率:55 mA标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:0.5 mm
端子位置:DUAL处于峰值回流温度下的最长时间:40
宽度:6.1 mmBase Number Matches:1

DS90CF383MTDX/NOPB 数据手册

 浏览型号DS90CF383MTDX/NOPB的Datasheet PDF文件第2页浏览型号DS90CF383MTDX/NOPB的Datasheet PDF文件第3页浏览型号DS90CF383MTDX/NOPB的Datasheet PDF文件第4页浏览型号DS90CF383MTDX/NOPB的Datasheet PDF文件第5页浏览型号DS90CF383MTDX/NOPB的Datasheet PDF文件第6页浏览型号DS90CF383MTDX/NOPB的Datasheet PDF文件第7页 
January 2000  
DS90CF383  
+3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD)  
Link65 MHz  
General Description  
Features  
n 20 to 65 MHz shift clock support  
n Single 3.3V supply  
The DS90CF383 transmitter converts 28 bits of CMOS/TTL  
data into four LVDS (Low Voltage Differential Signaling) data  
streams. A phase-locked transmit clock is transmitted in par-  
allel with the data streams over a fifth LVDS link. Every cycle  
of the transmit clock 28 bits of input data are sampled and  
transmitted. At a transmit clock frequency of 65 MHz, 24 bits  
of RGB data and 3 bits of LCD timing and control data  
(FPLINE, FPFRAME, DRDY) are transmitted at a rate of 455  
Mbps per LVDS data channel. Using a 65 MHz clock, the  
data throughputs is 227 Mbytes/sec.  
<
n Chipset (Tx + Rx) power consumption 250 mW (typ)  
n Power-down mode ( 0.5 mW total)  
<
n Single pixel per clock XGA (1024x768) ready  
n Supports VGA, SVGA, XGA and higher addressability.  
n Up to 227 Megabytes/sec bandwidth  
n Up to 1.8 Gbps throughput  
n Narrow bus reduces cable size and cost  
n 290 mV swing LVDS devices for low EMI  
n PLL requires no external components  
n Low profile 56-lead TSSOP package  
n Falling edge data strobe Transmitter  
n Compatible with TIA/EIA-644 LVDS standard  
This chipset is an ideal means to solve EMI and cable size  
problems associated with wide, high speed TTL interfaces.  
>
n ESD rating 7 kV  
n Operating Temperature: −40˚C to +85˚C  
Block Diagram  
DS90CF383  
DS100033-1  
Order Number DS90CF383MTD  
See NS Package Number MTD56  
TRI-STATE® is a registered trademark of National Semiconductor Corporation.  
© 2000 National Semiconductor Corporation  
DS100033  
www.national.com  

与DS90CF383MTDX/NOPB相关器件

型号 品牌 获取价格 描述 数据表
DS90CF384 NSC

获取价格

+3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz, +3.3V LVD
DS90CF384 TI

获取价格

+3.3V LVDS 接收器 24 位平板显示器 (FPD) 链路 - 65MHz
DS90CF384A NSC

获取价格

+3.3V LVDS Receiver 24-Bit Flat Panel Display
DS90CF384A TI

获取价格

DS90CF384A/DS90CF364A 3.3V LVDS Receiver 24-Bit Flat Panel Display (FPD) Link - 65 MHz, 3.
DS90CF384AMDA NSC

获取价格

IC LINE RECEIVER, UUC, DIE, Line Driver or Receiver
DS90CF384AMTD NSC

获取价格

+3.3V LVDS Receiver 24-Bit Flat Panel Display
DS90CF384AMTD/NOPB ROCHESTER

获取价格

QUAD LINE RECEIVER, PDSO56, TSSOP-56
DS90CF384AMTD/NOPB TI

获取价格

+3.3V LVDS 接收器 24 位平板显示器 (FPD) 链路 - 65MHz | D
DS90CF384AMTDX TI

获取价格

DS90CF384A/DS90CF364A 3.3V LVDS Receiver 24-Bit Flat Panel Display (FPD) Link - 65 MHz, 3.
DS90CF384AMTDX NSC

获取价格

IC QUAD LINE RECEIVER, PDSO56, TSSOP-56, Line Driver or Receiver