5秒后页面跳转
捷配首页

Datasheet > 驱动程序和接口 > 线路驱动器或接收器> DS90C383AMTDX
DS90C383AMTDX PDF预览

DS90C383AMTDX

更新时间： 2024-02-06 19:56:40
品牌 Logo 应用领域
德州仪器 - TI 显示器光电二极管
页数 文件大小 规格书
15页 952K
描述
5 LINE DRIVER, PDSO56, LOW PROFILE, PLASTIC, TSSOP-56

阅读下载

中文翻译

获取价格

DS90C383AMTDX 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
包装说明：LFBGA, BGA64,8X8,32Reach Compliance Code：unknown
ECCN代码：EAR99HTS代码：8542.39.00.01
风险等级：5.54差分输出：YES
驱动器位数：4输入特性：STANDARD
接口集成电路类型：LINE DRIVER接口标准：EIA-644; TIA-644
JESD-30 代码：S-PBGA-B64JESD-609代码：e0
长度：8 mm功能数量：4
端子数量：64最高工作温度：85 °C
最低工作温度：-40 °C封装主体材料：PLASTIC/EPOXY
封装代码：LFBGA封装等效代码：BGA64,8X8,32
封装形状：SQUARE封装形式：GRID ARRAY, LOW PROFILE, FINE PITCH
峰值回流温度（摄氏度）：NOT SPECIFIED电源：3.3 V
认证状态：Not Qualified最大接收延迟：
座面最大高度：1.5 mm子类别：Line Driver or Receivers
最大压摆率：55 mA最大供电电压：3.6 V
最小供电电压：3 V标称供电电压：3.3 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子面层：Tin/Lead (Sn/Pb)
端子形式：BALL端子节距：0.8 mm
端子位置：BOTTOM处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：8 mmBase Number Matches：1

DS90C383AMTDX 数据手册

 浏览型号DS90C383AMTDX的Datasheet PDF文件第2页浏览型号DS90C383AMTDX的Datasheet PDF文件第3页浏览型号DS90C383AMTDX的Datasheet PDF文件第4页浏览型号DS90C383AMTDX的Datasheet PDF文件第5页浏览型号DS90C383AMTDX的Datasheet PDF文件第6页浏览型号DS90C383AMTDX的Datasheet PDF文件第7页 
DS90C383B  
www.ti.com  
SNLS177G –APRIL 2004–REVISED APRIL 2013  
Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz  
Check for Samples: DS90C383B  
1
FEATURES  
•
•
•
•
PLL requires no external components  
Compatible with TIA/EIA-644 LVDS standard  
Low profile 56-lead TSSOP package  
Improved replacement for:  
23  
•
No special start-up sequence required  
between clock/data and /PD pins. Input signal  
(clock and data) can be applied either before  
or after the device is powered  
–
SN75LVDS83, DS90C383A  
•
•
Support Spread Spectrum Clocking up to  
100kHz frequency modulation and deviations  
of ±2.5% center spread or -5% down spread  
DESCRIPTION  
The DS90C383B transmitter converts 28 bits of  
CMOS/TTL data into four LVDS (Low Voltage  
Differential Signaling) data streams. A phase-locked  
transmit clock is transmitted in parallel with the data  
streams over a fifth LVDS link. Every cycle of the  
transmit clock 28 bits of input data are sampled and  
transmitted. At a transmit clock frequency of 65 MHz,  
24 bits of RGB data and 3 bits of LCD timing and  
control data (FPLINE, FPFRAME, DRDY) are  
transmitted at a rate of 455 Mbps per LVDS data  
channel. Using a 65 MHz clock, the data throughput  
is 227 Mbytes/sec. The DS90C383B transmitter can  
be programmed for Rising edge strobe or Falling  
edge strobe through a dedicated pin. A Rising edge  
or Falling edge strobe transmitter will interoperate  
with a Falling edge strobe Receiver (DS90CF386)  
without any translation logic.  
"Input Clock Detection" feature will pull all  
LVDS pairs to logic low when input clock is  
missing and when /PD pin is logic high  
•
•
18 to 68 MHz shift clock support  
Best-in-Class Setup and Hold Times on  
TxINPUTs  
•
•
Tx power consumption < 130 mW (typ) at  
65MHz Grayscale  
40% Less Power Dissipation than BiCMOS  
Alternatives  
•
•
Tx Power-down mode < 60μW (typ)  
Supports VGA, SVGA, XGA and Dual Pixel  
SXGA.  
•
•
•
•
Narrow bus reduces cable size and cost  
Up to 1.8 Gbps throughput  
This chipset is an ideal means to solve EMI and  
cable size problems associated with wide, high speed  
TTL interfaces.  
Up to 227 Megabytes/sec bandwidth  
345 mV (typ) swing LVDS devices for low EMI  
Block Diagram  
Figure 1. DS90C383B  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
2
3
TRI-STATE is a registered trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 2004–2013, Texas Instruments Incorporated  
1234567...15

中文翻译

下载PDF

DS90C383AMTDX 替代型号

型号 品牌 替代类型 描述 数据表
SN75LVDS83ADGG TI

完全替代

 FLATLINK™ TRANSMITTER
SN65LVDS93ADGGR TI

完全替代

 FLATLINK TRANSMITTER

与DS90C383AMTDX相关器件

型号 品牌 获取价格 描述 数据表
DS90C383B TI

获取价格

 		The DS90C383B transmitter converts 28 bits of CMOS/TTL data into four LVDS (Low Voltage Di
DS90C383B NSC

获取价格

 		+3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz
DS90C383B_06 NSC

获取价格

 		+3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz
DS90C383BMT TI

获取价格

 		Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz
DS90C383BMT NSC

获取价格

 		+3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz
DS90C383BMT/NOPB TI

获取价格

 		+3.3V 可编程 LVDS 发送器 24 位平板显示器 (FPD) 链路 - 65MHz
DS90C383BMT-NOPB TI

获取价格

 		Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz
DS90C383BMTX TI

获取价格

 		Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz
DS90C383BMTX/NOPB TI

获取价格

 		+3.3V 可编程 LVDS 发送器 24 位平板显示器 (FPD) 链路 - 65MHz
DS90C383BMTX-NOPB TI

获取价格

 		Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz

与DS90C383AMTDX相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证