5秒后页面跳转
DS90C365MTD PDF预览

DS90C365MTD

更新时间: 2024-02-07 06:40:43
品牌 Logo 应用领域
美国国家半导体 - NSC 线路驱动器或接收器显示器驱动程序和接口接口集成电路光电二极管
页数 文件大小 规格书
17页 435K
描述
+3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-85 MHz, +3.3V Programmable LVDS Transmitter 18-Bit Flat Panel Display (FPD) L

DS90C365MTD 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:TSSOP, TSSOP48,.3,20Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.11差分输出:YES
驱动器位数:4输入特性:STANDARD
接口集成电路类型:LINE DRIVER接口标准:EIA-644; TIA-644
JESD-30 代码:R-PDSO-G48JESD-609代码:e0
长度:12.5 mm功能数量:4
端子数量:48最高工作温度:70 °C
最低工作温度:-10 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP48,.3,20
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):NOT SPECIFIED电源:3.3 V
认证状态:Not Qualified最大接收延迟:
座面最大高度:1.2 mm子类别:Line Driver or Receivers
最大压摆率:57 mA最大供电电压:3.6 V
最小供电电压:3 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:0.5 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:6.1 mmBase Number Matches:1

DS90C365MTD 数据手册

 浏览型号DS90C365MTD的Datasheet PDF文件第2页浏览型号DS90C365MTD的Datasheet PDF文件第3页浏览型号DS90C365MTD的Datasheet PDF文件第4页浏览型号DS90C365MTD的Datasheet PDF文件第5页浏览型号DS90C365MTD的Datasheet PDF文件第6页浏览型号DS90C365MTD的Datasheet PDF文件第7页 
May 2003  
DS90C385/DS90C365  
+3.3V Programmable LVDS Transmitter 24-Bit Flat Panel  
Display (FPD) Link-85 MHz, +3.3V Programmable LVDS  
Transmitter 18-Bit Flat Panel Display (FPD) Link-85 MHz  
This chipset is an ideal means to solve EMI and cable size  
problems associated with wide, high-speed TTL interfaces.  
General Description  
The DS90C385 transmitter converts 28 bits of LVCMOS/  
LVTTL data into four LVDS (Low Voltage Differential Signal-  
ing) data streams. A phase-locked transmit clock is transmit-  
Features  
n 20 to 85 MHz shift clock support  
ted in parallel with the data streams over a fifth LVDS link.  
Every cycle of the transmit clock 28 bits of input data are  
sampled and transmitted. At a transmit clock frequency of 85  
MHz, 24 bits of RGB data and 3 bits of LCD timing and  
control data (FPLINE, FPFRAME, DRDY) are transmitted at  
a rate of 595 Mbps per LVDS data channel. Using a 85 MHz  
clock, the data throughput is 297.5 Mbytes/sec. Also avail-  
able is the DS90C365 that converts 21 bits of LVCMOS/  
LVTTL data into three LVDS (Low Voltage Differential Sig-  
naling) data streams. Both transmitters can be programmed  
for Rising edge strobe or Falling edge strobe through a  
dedicated pin. A Rising edge or Falling edge strobe transmit-  
ter will interoperate with a Falling edge strobe Receiver  
(DS90CF386/DS90CF366) without any translation logic.  
n Best–in–Class Set & Hold Times on TxINPUTs  
n Tx power consumption 130 mW (typ) 85MHz  
Grayscale  
<
@
<
n Tx Power-down mode 200µW (max)  
n Supports VGA, SVGA, XGA and Dual Pixel SXGA.  
n Narrow bus reduces cable size and cost  
n Up to 2.38 Gbps throughput  
n Up to 297.5 Megabytes/sec bandwidth  
n 345 mV (typ) swing LVDS devices for low EMI  
n PLL requires no external components  
n Compatible with TIA/EIA-644 LVDS standard  
n Low profile 56-lead or 48-lead TSSOP package  
n DS90C385 also available in a 64 ball, 0.8mm fine pitch  
ball grid array (FBGA) package  
The DS90C385 is also offered in a 64 ball, 0.8mm fine pitch  
ball grid array (FBGA) package which provides a 44 %  
reduction in PCB footprint compared to the TSSOP package.  
Block Diagrams  
DS90C365  
DS90C385  
10086829  
Order Number DS90C365MTD  
See NS Package Number MTD48  
10086801  
Order Number DS90C385MTD or DS90C385SLC  
See NS Package Number MTD56 or SLC64A  
TRI-STATE® is a registered trademark of National Semiconductor Corporation.  
© 2003 National Semiconductor Corporation  
DS100868  
www.national.com  

与DS90C365MTD相关器件

型号 品牌 获取价格 描述 数据表
DS90C365MTDX ROCHESTER

获取价格

QUAD LINE DRIVER, PDSO48, PLASTIC, TSSOP-48
DS90C365MTDX TI

获取价格

QUAD LINE DRIVER, PDSO48, PLASTIC, TSSOP-48
DS90C383 NSC

获取价格

+3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz, +3.3V LVD
DS90C383A NSC

获取价格

+3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz, +3.3V LVD
DS90C383A_03 NSC

获取价格

+3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz +3.3V LVDS
DS90C383AMDT ETC

获取价格

Video Link Interface
DS90C383AMTD NSC

获取价格

+3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz, +3.3V LVD
DS90C383AMTDX TI

获取价格

5 LINE DRIVER, PDSO56, LOW PROFILE, PLASTIC, TSSOP-56
DS90C383B TI

获取价格

The DS90C383B transmitter converts 28 bits of CMOS/TTL data into four LVDS (Low Voltage Di
DS90C383B NSC

获取价格

+3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz